

May 2016

# FAN5702 Configurable 180 mA 6-LED Driver with I<sup>2</sup>C Control

#### **Features**

- Six (6) Parallel LEDs (up to 30 mA Each)
- Total Package Load Current Capability: 180 mA
- Group from 2 to 6 LEDs for Flexible Backlighting
- I2C Interface for Easy Programming
- >600:1 Dimming Ratio for 100 Hz PWM Frequency
- Logarithmically Controlled Dimming with 64 Steps
- Secondary Brightness Control Using PWM Dimming up to 20 kHz in Conjunction with I2C Dimming
  - Dynamic Backlight Control (DBC) to Reduce Current Consumption
- Up to 92% Efficiency
- Built-in 1.5x Charge Pump with Low Drop-Out Bypass Switch and automatic switching to 1x mode
- 1.2 MHz Switching Frequency for Small-Sized Capacitors
- 16-Bump 1.6 mm x 1.6 mm WLCSP (0.6 mm Height)
- 16-Lead 3.0 mm x 3.0 mm UMLP (0.55 mm Height)

# **Applications**

- LCD Backlighting
- Mobile Handsets / Smartphones
- Portable Media Players

# **Description**

The FAN5702 is a highly integrated and configurable charge-pump-based multi-LED driver. The device can drive up to six LEDs in parallel with a total output current of 180 mA. Regulated internal current sinks deliver excellent current and brightness matching to all LEDs.

The FAN5702 has an I<sup>2</sup>C interface that allows the user to independently control the brightness with a default grouping of 2,1,1,1,1 for a maximum of five independent lighting channels. The LED driver can be programmed in a multitude of configurations to address broad lighting requirements for different platforms. Each LED can be configured through I<sup>2</sup>C as five independent channels (Group A has two LEDs by default) or any additional LEDs can join Group A to increase the backlighting needs as the display size increases. The device offers a second dimming control using the EN/PWM pin. Applying a PWM dimming signal to this pin allows control of the dimming of Group A LEDs so that the average current is the linear value multiplied by the PWM dimming duty-cycle.


The device provides excellent efficiency, without an inductor, by operating the charge pump in 1.5x or pass-through mode.

The FAN5702 can be ordered with default  $I_{\text{SET}}$  values of 30 mA, 20 mA, 15 mA, or 8 mA. The default  $I_{\text{SET}}$  is always determined by the  $I_{\text{SET}}$  ordered (see Ordering Information).


# **Ordering Information**

Part Number	LED Current (I <sub>SET</sub> )	Temperature Range	Package	Packing
FAN5702UC30X	30 mA			
FAN5702UC20X	20 mA		WLCSP-16, 0.4 mm Pitch	Tono and Dool
FAN5702UC15X	15 mA		WEGSF-16, 0.4 IIIII FILCII	Tape and Reel
FAN5702UC08X	8 mA	-40 to 85°C		
FAN5702UMP30X	30 mA	-40 to 65 C		
FAN5702UMP20X	20 mA		LIMI D 16, 2 0 v 2 0 v 0 FF mm	Tone and Deal
FAN5702UMP15X	15 mA		UMLP-16, 3.0 x 3.0 x 0.55 mm	Tape and Reel
FAN5702UMP08X	8 mA			

# **Typical Application**



# **WLCSP Pin Configuration**



**Bumps Facing Down** 

Bumps Facing Up

Figure 2. WLCSP-16, 0.4 mm Pitch, 1.61 x 1.61 mm

# **Pin Definitions**

Pin#	Name	Description					
D2	VIN	Input Supply Voltage. Connect to 2.7 – 5.5 V <sub>DC</sub> input power source.					
B4	GND	Ground					
D1	VOUT	Charge Pump Output Voltage. Connect to LED anodes.					
D3 ,D4	C1+, C1–	Charge pump flying capacitor #1					
C3, C4	C2+, C2–	Charge pump flying capacitor #2					
A1,A2 B1,B2 C1,C2	D2A, D1A D4,D3 D6,D5	LED Outputs					
A4	EN / PWM	<b>Enable / PWM</b> dimming input. By default, this pin acts as a simple enable / disable function. When this pin is HIGH, normal operation is enabled. When LOW, the IC is reset and all functions (including I <sup>2</sup> C communications) are disabled. By setting General Purpose register bit 7 = 1, the pin functions as a PWM dimming input for Group A. To restore the Enable function, the General Purpose register bit 7 must be set LOW.					
В3	SDA	I <sup>2</sup> C interface serial data					
A3	SCL	I <sup>2</sup> C interface serial clock					

# **UMLP Pin Configuration**




Figure 3. UMLP-16, 0.5 mm Pitch, 3 mm x 3 mm

# **Pin Definitions**

Pin#	Name	Description
11	VIN	Input Supply Voltage. Connect to 2.7 – 5.5 V <sub>DC</sub> input power source.
6	GND	Ground
12	VOUT	Charge Pump Output Voltage. Connect to LED anodes.
10,9	C1+, C1-	Charge pump flying capacitor #1
8,7	C2+, C2-	Charge pump flying capacitor #2
1, 2 15, 16 13, 14	D2A, D1A D4,D3 D6,D5	LED Outputs
4	EN / PWM	<b>Enable / PWM</b> dimming input. By default, this pin acts as a simple enable / disable function. When this pin is HIGH, normal operation is enabled. When LOW, the IC is reset and all functions (including I <sup>2</sup> C communications) are disabled. By setting General Purpose register bit 7 = 1, the pin functions as a PWM dimming input for Group A. To restore the Enable function, the General Purpose register bit 7 must be set LOW.
5	SDA	I <sup>2</sup> C interface serial data
3	SCL	I <sup>2</sup> C interface serial clock

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Min.	Max.	Unit		
V	VIN, VOUT Pins	-0.3	6.0	V		
V <sub>CC</sub>	Other Pins <sup>(1)</sup>		-0.3	V <sub>IN</sub> + 0.3	V	
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	3		kV	
E9D	Protection Level	Charged Device Model per JESD22-C101	2		] KV	
TJ	Junction Temperature		-40	+150	°C	
T <sub>STG</sub>	Storage Temperature		-65	+150	°C	
$T_L$	Lead Soldering Temperature, 10 Seconds			+260	°C	

#### Note:

1. Lesser of  $V_{IN} + 0.3$  or 6.0 V.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>IN</sub>	Supply Voltage	2.7	5.5	V
V <sub>LED</sub>	LED Forward Voltage	2	4	V
T <sub>A</sub>	Ambient Temperature	-40	+85	ô
TJ	Junction Temperature	-40	+125	°C

# **Thermal Properties**

Symbol	Parameter	Min.	Тур.	Max.	Unit	
ΘЈΑ	Junction-to-Ambient Thermal Resistance	WLCSP		80		°C/W
		UMLP		49		

#### Note:

 Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JESD51-7 JEDEC standard. Special attention must be paid not to exceed junction temperature T<sub>J(max)</sub> at a given ambient temperate T<sub>A</sub>.

# **Electrical Specifications**

Unless otherwise specified:  $V_{IN} = 2.7 \text{ V}$  to 5.5 V;  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ ; and ENA, EN3, EN4, EN5, and EN6 = 1. Typical values are  $V_{IN} = 3.6 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ ,  $I_{LED} = 20 \text{ mA}$ , and LED cathode terminals = 0.4 V. Circuit and components are according to Figure 1.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Power Sup	plies and Thermal Protection				1	
L Outros and Outrolla Outro		1.5x Mode, No LEDs		4.4		4
$I_Q$	Quiescent Supply Current	1x Mode, No LEDs		0.3		mA
I <sub>SD</sub>	Shutdown Supply Current	$EN = 0$ , $V_{IN} = 4.5V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$		0.1	2.0	μΑ
V	Under-Voltage Lockout	V <sub>IN</sub> Rising		2.55	2.70	V
$V_{\text{UVLO}}$	Threshold	V <sub>IN</sub> Falling	2.20	2.40		V
$V_{\text{UVHYST}}$	Under-Voltage Lockout Hysteresis			150		mV
$T_{LIMIT}$	Thermal Shutdown			150		°C
T <sub>HYST</sub>	Thermal Shutdown Hysteresis	1/1		20		°C
LED Currer	nt Sinks					
I <sub>LED</sub>	Absolute Current Accuracy	V <sub>CATHODE</sub> = 0.4 V; see options for I <sub>SET</sub>	-10%	I <sub>SET</sub>	+10%	mA
I <sub>LED(MAX)</sub>	Maximum Diode Current <sup>(3)</sup>	I <sub>LED</sub> = I <sub>SET</sub>	\.	30		mA
I <sub>LED_MATCH</sub>	LED Current Matching <sup>(4)</sup>	V <sub>CATHODE</sub> = 0.4 V, I <sub>LED</sub> = I <sub>SET</sub>		0.4	3.0	%
$V_{DTH}$	1x to 1.5x Gain Transition Threshold	LED Cathode Voltage Falling		100	No.	mV
$V_{HR}$	Current Sink Headroom <sup>(5)</sup>	I <sub>LED</sub> = 90% I <sub>LED(NOMINAL)</sub>		65		mV
PWM Dimm	ning			Ų	i i	
$f_{PWM}$	PWM Switching Frequency	ton_led(MINIMUM) = 15 μs			20	kHz
$D_PWM$	PWM Duty-Cycle	$f_{PWM} = 100 \text{ Hz}$	0.15		100.00	%
Charge Pur	mp					
D	Output Posistance	1.5x Mode		2.4		Ω
R <sub>OUT</sub>	Output Resistance	1x Mode		0.9		12
$f_{SW}$	Switching Frequency		0.9	1.2	1.5	MHz
tstart	Startup Time	V <sub>OUT</sub> = 90% of V <sub>IN</sub>		250		μs
Logic Input	s (EN, SDA, SCL)					
$V_{IH}$	HIGH-Level Input Voltage		1.2			V
$V_{IL}$	LOW-Level Input Voltage				0.4	V
$V_{IMAX}$	Maximum Input Voltage			1.8	5.5	V
I <sub>IN</sub>	Input Bias Current	Input Tied to GND or V <sub>IN</sub>		0.01	1.00	μΑ

#### Notes:

- 3. The maximum total output current for the IC should be limited to 180 mA. The total output current can be split between the two groups (IDxA = IDxB = 30 mA maximum). Under maximum output current conditions, special attention must be given to input voltage and LED forward voltage to ensure proper current regulation. See the Maximum Output Current section of the datasheet for more information.
- 4. For the two groups of current sinks on a part (group A and group B), the following are determined: the maximum sink current in the group (MAX), the minimum sink current in the group (MIN), and the average sink current of the group (AVG). For each group, two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN)/AVG. The largest number of the two (worst case) is considered the matching value for the group. The matching value for a given part is considered to be the highest matching value of the two groups. The typical specification provided is the most likely norm of the matching value for all parts.
- 5. For each Dxx pin, headroom voltage is the voltage across the internal current sink connected to that pin. V<sub>HRx</sub> = V<sub>OUT</sub> V<sub>LED</sub>. If headroom voltage requirement is not met, LED current regulation is compromised.

# **Typical Characteristics**

 $V_{IN}$  = 3.6 V,  $T_A$  = 25°C,  $I_{LED}$  = 20 mA, and LED cathode terminals = 0.4 V.




Figure 4. Efficiency with LED Current of 8 mA and




Figure 5. LED Current Match for all 6 LED Channels at I<sub>LED</sub>=20 mA




Figure 6. LED Current Variation vs. Temperature




Figure 7. Shutdown Current vs. Input Voltage




Figure 8. Switching Frequency Over-Temperature with LED Current at 20 mA

# **Typical Characteristics**

 $V_{IN} = 3.6 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ ,  $I_{LED} = 20 \text{ mA}$ , and LED cathode terminals = 0.4 V.




Figure 9. Mode Transition from 1x to 1.5x Mode
Using PWM Control (V<sub>CATHODE</sub> Ramp Up) at 2%
Duty Cycle




Figure 10. Mode Transition from 1.5x to 1x Mode
Using PWM Control (V<sub>CATHODE</sub> Ramp Down) at 2%
Duty Cycle




Figure 11. Line Transient Response in 1x Mode,  $V_{IN}$ =3.6 V – 4.2 V,  $I_{LEDx}$ =20 mA




Figure 12. Line Transient Response in 1.5x Mode,  $V_{IN}$ =2.7 V – 3.3 V,  $I_{LED}$ =20 mA




Figure 13. Line Transient from 1x to 1.5x Mode,  $V_{\text{IN}}$ =3.2 V - 4.1 V,  $I_{\text{LEDx}}$ =20 mA




Figure 14. Soft-Start with SDA and SCL

# **Typical Characteristics**




Figure 15. Linear Dimming via  $I^2C$  Interface,  $V_{IN}$ =3.6 V,  $I_{LEDx}$ =20 mA, and  $t_{RAMP}$ =6.4 ms




Figure 16. PWM Dimming, V<sub>IN</sub>=3.6 V, I<sub>LEDx</sub>=20 mA, and EN=1 kHz with 20% Duty Cycle




Figure 17. PWM and Linear (via  $I^2C$ ) Dimming,  $V_{IN}$ =3.6 V,  $I_{LEDx}$ =20 mA, and EN=1 kHz with 20% Duty Cycle

# I<sup>2</sup>C Timing Specifications

Guaranteed by design.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
f <sub>SCL</sub>	CCI Clark Francisco	Standard Mode			100	1.11=
TSCL	SCL Clock Frequency	Fast Mode			400	kHz
	Bus-Free Time between STOP and START Conditions	Standard mode		4.7		
t <sub>BUF</sub>	Bus-Free Time between STOP and START Conditions	Fast Mode		1.3		μs
+	START or Repeated START Hold Time	Standard Mode		4		μs
t <sub>HD;STA</sub>	START of Repeated START Hold Tillle	Fast Mode		600		ns
t. a.u.	SCL LOW Period	Standard Mode		4.7		μs
t <sub>LOW</sub>	SCL LOW Fellou	Fast Mode		1.3		ns
turan	SCL HIGH Period	Standard Mode		4		μs
t <sub>HIGH</sub>	SOL FROM	Fast Mode		600		ns
<b>+</b>	Panastad START Satur Time	Standard Mode		4.7		μs
t <sub>SU;STA</sub>	Repeated START Setup Time	Fast Mode		600.0		ns
+	Data Setup Time	Standard Mode		250		ns
t <sub>SU;DAT</sub>	Data Setup Time	Fast Mode	\\	100		ns
<b>t</b>	Data Hold Time	Standard Mode	0		3.45	μs
t <sub>HD;DAT</sub>	Data Hold Time	Fast Mode	0		900.00	ns
+	SCL Rise Time	Standard Mode	20+0.1C <sub>B</sub>		1000	ns
t <sub>RCL</sub>	SOL RISE TIME	Fast Mode	20+0.1C <sub>B</sub>		300	ns
<b>+</b>	SCL Fall Time	Standard Mode	20+0.1C <sub>B</sub>		300	ns
t <sub>FCL</sub>	SOL I all Tillle	Fast Mode	20+0.1C <sub>B</sub>		300	ns
<b>+</b>	SDA Rise Time <sup>(6)</sup>	Standard Mode	20+0.1C <sub>B</sub>		1000	ns
t <sub>RDA</sub>	SDA RISE TIME	Fast Mode	20+0.1C <sub>B</sub>		300	ns
	SDA Fall Time	Standard Mode	Standard Mode 20+0.		300	ns
t <sub>FDA</sub>	SDA Fall Time	Fast Mode	20+0.1C <sub>B</sub>		300	ns
•	Ston Condition Setup Time	Standard Mode		4		μs
t <sub>su;sto</sub>	Stop Condition Setup Time	Fast Mode		600		ns
Св	Capacitive Load for SDA and SCL				400	pF

#### Note:

6. Rise time of SCL after a repeated START condition and after an ACK bit.

# **Timing Diagram**




Figure 18. I<sup>2</sup>C Interface Timing for Fast and Slow Modes

### **Circuit Description**

The FAN5702 is a white LED driver system based on an adaptive 1.5x charge pump capable of supplying up to 180 mA of total output current. The tightly matched current sinks ensure uniform brightness between the LEDs. Each LED has a common anode configuration with its peak drive current set during manufacturing (see Ordering Information and  $I_{SET}$ ). An  $I^2$ C-compatible interface is used to vary the brightness within the individual current sinks as well as configure the grouping. Each LED is controlled with 64 exponentially spaced analog brightness control levels through I<sup>2</sup>C, as indicated in Table 1. For maximum flexibility, the FAN5702 can be programmed with five independently controlled LED banks; by default, arranged as 2,1,1,1,1 (first two LEDs represent Group A). Through I<sup>2</sup>C, the device can be reconfigured to add up to six LEDs to Group A as needed by application requirements.

## **Charge Pump**

The charge pump operates in either 1x mode, where  $V_{\text{OUT}}$  is connected to  $V_{\text{IN}}$  through a bypass switch, or in 1.5x mode. The circuit operates in 1x mode until the LED with the highest forward voltage ( $V_{\text{LED}(MAX)}$ ) can no longer maintain current regulation. At that point, 1.5x Mode begins. If the lowest active cathode voltage is greater than 1.8 V, the charge pump switches back to 1x Mode.

#### IC Enable

By default the General Purpose register bit 7 = 0, the EN pin functions as enable/disable. When the EN pin is LOW, all circuit functions, including  $l^2C$ , are disabled and the registers are set to their default values.

When the EN pin HIGH, I<sup>2</sup>C interface is enabled. The LEDs can be turned on/off by writing to the General Purpose register. The user can always communicate via I<sup>2</sup>C with the device to change register settings regardless of whether any LED is on or off.

#### **PWM Dimming**

By programming the General Purpose register bit 7=1, the EN pin is reappropriated to a PWM dimming input. Applying a PWM signal to this pin controls the LED current waveform to be ON when the PWM dimming pin is HIGH and OFF when the PWM dimming pin is LOW. By using this pin in conjunction with the  $1^2$ C register dimming, the part can achieve higher dimming resolution. For instance, an 8-bit PWM dimming signal applied along with the 6-bit register dimming yields better than 14 bits of resolution

To change the PWM dimming pin back to the EN function, set the General Purpose register bit 7 to 0.

### **Register Controlled Brightness**

The DC value of the LED current is modulated according to the values in Table 1. Current is expressed as a percentage of the full scale current and is illustrated with a 20 mA  $I_{\text{SET}}$ .

Table 1. Brightness Control

Dimming Code (Bx5-Bx0)	Current Level	I <sub>LED</sub> (mA) (I <sub>SET</sub> =20 mA)
000000	0.125%	0.025
000001	0.188%	0.038
000010	0.249%	0.050
000011	0.312%	0.063
000100	0.374%	0.075
000101	0.438%	0.088
000110	0.499%	0.100
000111	0.560%	0.113
001000	0.622%	0.125
001001	0.692%	0.138
001010	0.750%	0.150
001011	0.810%	0.163
001100	0.875%	0.175
001101	0.938%	0.188
001110	1.004%	0.200
001111	1.124%	0.225
010000	1.250%	0.250
010001	1.375%	0.275
010010	1.499%	0.300
010011	1.625%	0.325
010100	1.750%	0.350
010101	1.881%	0.375
010110	2.063%	0.413
010111	2.249%	0.450
011000	2.438%	0.488
011001	2.687%	0.538
011010	2.939%	0.588
011011	3.186%	0.638
011100	3.562%	0.713
011101	3.936%	0.788 0.863
011110	4.310%	
011111	4.813%	0.963
100000 100001	5.314% 5.936%	1.063
10001	6.565%	1.188 1.313
100011 100100	7.313% 8.059%	1.463 1.613
100101	8.938%	1.788
100110	9.876%	1.975
100110	10.874%	2.175
101000	12.005%	2.400
101001	13.253%	2.650
101010	14.618%	2.925
101011	16.124%	3.225
101100	17.881%	3.575
101101	19.875%	3.975
101110	22.121%	4.425
101111	24.621%	4.925
110000	27.376%	5.475
110001	30.373%	6.075
110010	33.623%	6.725
110011	37.124%	7.425
110100	40.873%	8.175
110101	44.875%	8.975
110110	49.124%	9.825
110111	53.624%	10.725
111000	58.375%	11.675
111001	63.378%	12.675
111010	68.625%	13.725
111011	74.122%	14.825
111100	79.874%	15.975
111101	85.873%	17.175
111110	92.373%	18.475
111111	100.000%	20.000

#### **Brightness Ramp Control**

When changing the group A brightness, the IC steps through the brightness table at rate programmed by the RAMP register, indicated in Table 2.

Table 2. Group A Brightness Ramp Control

RAMP[1:0]	Time per Step	Full-Scale Ramp Time
00	0.1 ms	6.4 ms
01	25 ms	1600 ms
10	50 ms	3200 ms
11	100 ms	6400 ms

### **VOUT Short-Circuit Protection**

The FAN5702 has integrated protection circuitry to prevent the device from being short circuited when the output voltage falls below 2 V. If this occurs, FAN5702 turns off the charge pump and the LED driver outputs, but a small bypass switch is left on. The device monitors the output voltage to determine if it is still in short circuit condition and, once it has passed, soft-starts and returns to normal operation.

### **V<sub>OUT</sub> Over-Voltage Protection**

If the output voltage goes above 6 V, the FAN5702 shuts down until this condition has passed. The charge pump and LED driver outputs are turned off. Once this condition has passed, the FAN5702 soft-starts into normal operation.

#### I<sup>2</sup>C Interface

The FAN5702's serial interface is compatible with standard and fast I<sup>2</sup>C bus specifications. The FAN5702's SCL line is an input and its SDA line is a bi-directional open-drain output, meaning that it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

#### Slave Address

The FAN5702's slave address is 6CH.

Table 3. I<sup>2</sup>C Slave Address

7	6	5	4	3	2	1	0
0	1	1	0	1	1	0	R/W

### **Register Addressing**

The FAN5702 has six user-accessible registers.

Table 4. I<sup>2</sup>C Register Addresses

		Default Value							Address
	7	6	5	4	3	2	1	0	HEX
GENERAL	0	0	0	0	0	0	0	0	10
CONFIG	0	0	0	0	0	0	0	0	20
CHA	1	1	1	1	1	1	1	1	A0
CH3	1	1	1	1	1	1	1	1	30
CH4	1	1	1	1	1	1	1	1	40
CH5	1	1	1	1	1	1	1	1	50
CH6	1	1	1	1	1	1	1	1	60

#### Note:

7. Bold identifies bits that cannot be overwritten.

#### **Bus Timing**

As shown in Figure 19 data is normally transferred when SCL is LOW. Data is clocked in to the FAN5702 on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.




Figure 19. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 20.





Figure 20. Start Bit

A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 21.



During a read from the FAN5702 (Figure 24, the master issues a "Repeated Start" after sending the register address and before resending the slave address. The "Repeated Start" is a 1-to-0 transition on SDA while SCL is HIGH, as shown in Figure 22.




Figure 22. **Repeated Start Timing** 

## **Read and Write Transactions**

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, Master Drives Bus Slave Drives Bus defined as All addresses and data are MSB first.

Table 5. I<sup>2</sup>C bit Definitions for Figure 23 and Figure 24.

Symbol	Definition
S	START. See Figure 20.
Α	ACK. The slave drives SDA to 0 to acknowledge the preceding packet.
Ā	NACK. The slave sends a 1 to NACK the preceding packet.
R	Repeated START. See Figure 22
Р	STOP. See Figure 21.



Figure 23. **Write Transaction** 



Figure 24. **Read Transaction** 

# **Register Descriptions**


The following tables define the operation of each register bit. **Bold** values are power-up defaults. These values apply only to  $I^2C$  version of the part.


Bit	Name	Default Value	Description		
GENERAL	Defa	ult: 00H Gene	ral Purpose Register ADDR = 10H		
7	PWM	0	Setting this bit=1 changes the EN pin to function as a PWM dimming input for group A LEDs. This bit must be set to zero for the chip to be disabled.		
6,5	FS1, FS2	00	00=20 mA (default), 01=30 mA, 10=15 mA, 11=8 mA when I <sup>2</sup> C is used.		
4	EN6	0	Default=0 (Off), LED Channel Active=1		
3	EN5	0	Default=0 (Off), LED Channel Active=1		
2	EN4	0	Default=0 (Off), LED Channel Active=1		
1	EN3	0	Default=0 (Off), LED Channel Active=1		
0	ENA	0	Default=0 (Off), LED Channel Active=1		
CONFIG	Defa	ult: 00H Confi	iguration Register ADDR = 20H		
7	T56	0	Tie channel 5 and 6 together. Default=0 (Separate). Group 5&6 =1. Both currents are set by CH5 register. T56 is overwritten by either S5A or S6A.		
6	T34	0	Tie channel 3 and 4 together. Default=0 (Separate). Group 3&4 =1. Both currents are set by the CH3 register. T34 is overwritten by either S3A or S4A.		
5	S6A	0	CH6 group configuration. Independent=0 (default); part of group A=1.		
4	S5A	0	CH5 group configuration. Independent=0 (default); part of group A=1.		
3	S4A	0	CH4 group configuration. Independent=0 (default); part of group A=1.		
2	S3A	0	CH3 group configuration. Independent=0 (default); part of group A=1.		
1,0	RS1, RS0	00	Sets current ramp rate for group A channels		
CHA	Defa	ult: FFH Grou	p A Brightness Control ADDR = A0H		
7:6	Reserved	11	Vendor ID bits. These bits can be used to distinguish between vendors via I <sup>2</sup> C. Writing to these bits does not change their value.		
5:0	Brightness A	0 – 63 00 – 3FH	6-bit value that controls group A brightness per values in Table 1		
CH3	CH3 Default: Channel 3 Brightness Control ADDR=30H				
7:6	Reserved	11	Writing to these bits does not change their value.		
5:0	Brightness 3	0 – 63 00 – 3FH	6-bit value that controls channel 3 brightness per values in Table 1		
CH4	Defa	ult: FFH Chan	nel 4 Brightness Control ADDR = 40H		
7:6	Reserved	11	Writing to these bits does not change their value.		
5:0	Brightness 4	0 – 63 00 – 3FH	6-bit value that controls channel 3 brightness per values in Table 1		
CH5	Defa	ult: FFH Chan	nel 5 Brightness Control ADDR = 50H		
7:6	Reserved	11	Writing to these bits does not change their value.		
5:0	Brightness 5	0 – 63 00 – 3FH	6-bit value that controls channel 3 brightness per values in Table 1		
CH6	Defa	ult: FFH Chan	nel 6 Brightness Control ADDR = 60H		
7:6	Reserved	11	Writing to these bits does not change their value.		
5:0	Brightness 6	0 – 63 00 – 3FH	6-bit value that controls channel 3 brightness per values in Table 1		


The table below pertains to the Marketing Outline drawing on the following page...

# **Product-Specific Dimensions**


Product	D	E	Х	Υ
FAN5702UCxx	1.610 mm	1.610 mm	0.205 mm	0.205 mm








# **TOP VIEW**




# RECOMMENDED LAND PATTERN (NSMD PAD TYPE)



# SIDE VIEWS


# NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
- DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
  - G. DRAWING FILNAME: MKT-UC016AArev2.



**BOTTOM VIEW** 









#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ AttitudeEngine™ FRFET®

Global Power Resource SM Awinda® AX-CAP®\* GreenBridge™

BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™

CorePLUS™ Gmax™ CorePOWER™  $\mathsf{GTO}^{\mathsf{TM}}$ CROSSVOI TIM IntelliMAX™ CTL™ ISOPLANAR™

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™ Dual Cool™ MegaBuck™ EcoSPARK® MIČROCOUPLER™ EfficientMax™ MicroFET™

MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Fairchild Semiconductor®

MotionGrid® FACT Quiet Series™ MTi<sup>®</sup> FACT<sup>®</sup>  $\mathsf{MTx}^{\scriptscriptstyle{\circledR}}$ FastvCore™ MVN® FETBench™ mWSaver® FPS™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

Power Supply WebDesigner™ PowerTrench®

PowerXS<sup>TM</sup>

Programmable Active Droop™

OFFT QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM STERNER ALB

TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TIŃYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™

TriFault Detect™ TRUECURRENT®\* սSerDes™

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XSTM. Xsens™

仙童®

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**ESBC™** 

**■**®

Fairchild®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR CHILDSEMI.COM, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application - including life critical medical equipment - where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### **ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Definition of Terms					
Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev 177