



## NBM™ Bus Converter

NBM2317S60E1560T0R



## Non-Isolated, Fixed-Ratio, Bidirectional DC-DC Converter

#### **Features & Benefits**

- 97.9% peak efficiency
- Bidirectional start up and steady-state operation
- Up to 4.5kW/in<sup>3</sup> power density
- Maximum continuous output power: 800W
  - Up to 1kW, 2ms peak power capability
- Rated output current (step-down operation):
  - 60A continuous
  - 100A transient, up to 2ms
- Rated output current (step-up operation):
  - 15A continuous
  - 25A transient, up to 2ms
- Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal shut down
- · Simple implementation, no external components required
- Built-in hot-swap capabilities and inrush current limiting

#### **Typical Applications**

- DC Power Distribution
- High-Performance Computing Systems (HPC)
- Mild Hybrid and Autonomous Vehicles
- Automated Test Equipment (ATE)
- Industrial Systems
- High-Density Power Supplies
- Communications Systems
- Transportation
- Bidirectional DC Energy Storage

Product Ratings (Step-Down Operation)				
V <sub>HI</sub> = 54V (40 – 60V)	$I_{LO}$ = up to 60A			
V <sub>LO</sub> = 13.5V (10 – 15V) (NO LOAD)	K = 1/4			

#### **Product Description**

The NBM2317S60E1560T0R is a high-efficiency Non-Isolated Bus Converter operating from a 40 to  $60V_{DC}$  high-side voltage bus to deliver a ratiometric low-side voltage from 10 to  $15V_{DC}$ .

The NBM2317S60E1560TOR offers low noise, fast transient response, and industry-leading efficiency and power density. In addition, it provides an AC impedance beyond the bandwidth of most downstream regulators, allowing input capacitance normally located at the input of a PoL regulator to be located at the high side of the NBM. With a high-side to low-side K factor of 1/4, that capacitance value can be reduced by a factor of 16x, resulting in savings of board area, material and total system cost.

Leveraging the thermal and density benefits of Vicor SM-ChiP packaging technology, the NBM offers flexible thermal management options with very low top- and bottom-side thermal impedances. Thermally-adept SM-ChiP-based power components enable customers to achieve low-cost power system solutions with previously unattainable system size, weight and efficiency attributes quickly and predictably.


The NBM non-isolated topology allows bidirectional start up and steady-state operation and provides bidirectional fault detection and shut down.

#### **Package Information**


- Thermally-Adept SM-ChiP™
- 22.83 x 17.34 x 7.42mm
   [0.899 x 0.683 x 0.292in]
- Weight: 12g




## **Typical Applications**



NBM2317S60E1560T0R + point-of-load




NBM2317S60E1560T0R in step-down operation powering point-of-load regulator and direct load



NBM2317S60E1560T0R in step-up operation powering PRM + VTM and MCD + MCM



## **Terminal Configuration**



## **Terminal Descriptions**

Terminal Number	Signal Name	Туре	Function
1, 4	+VHI	HIGH SIDE POWER	High-side power positive terminals
2	TM / OG	OUTPUT	Temperature Monitor and Output Good
3	EN	INPUT	Enables / disables NBM. When held low, the unit will be disabled
5	+VLO	LOW SIDE POWER	Low-side power positive terminal
6	PGND	POWER RETURN	Common negative high-side and low-side power return terminal



## **Part Ordering Information**

Part Number	Temperature Grade	Option	Tray Size
NBM2317S60E1560 <b>T0R</b>	<b>T</b> = -40 to 125°C	<b>0R</b> = Reversible Analog Control	55 parts per tray

All products shipped in JEDEC standard high-profile (0.400in thick) trays (JEDEC Publication 95, Design Guide 4.10).

## **Storage and Handling Information**

Note: For compressive loading refer to Application Note AN:036, "Recommendations for Maximum Compressive Force of Heat Sinks."

Attribute	Comments	Specification
Storage Temperature Range	T-Grade	–40 to 125°C
Operating Internal Temperature Range (T <sub>INT</sub> )	T-Grade	−40 to 125°C
Weight		12g
Package Plating		100 – 300µin nickel, 2 –5µin gold
MSL Rating		MSL4, 245°C maximum reflow temperature
TCD Pating	Human Body Model ESDA / JEDEC JDS-001-2012	Class 1C, 1kV to < 2kV
ESD Rating	Charged Device Model JESD22-C101-E	CLASS II, 200V to < 500V

## **Reliability and Agency Approvals**

Attribute	Comments	Value	Unit		
	Telcordia Issue 2, Method I Case 3; 25°C Ground Benign, Controlled	15.0			
MTBF	MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer	6.46	MHrs		
Agency Approvals/Standards	cTÜVus EN 60950-1				
	CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable				

#### **Absolute Maximum Ratings**

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+VHI to PGND		-1	80	V
VHI or VLO Slew Rate	Operational		1	V/µs
+VLO to PGND		-1	17.5	V
TM / OG to PGND		0.2	7	V
EN to PGND		-0.3	15	V



## **Electrical Specifications**

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
General Powe	ertrain Specifi	cation – Step-Down Operation (High-Voltage Side	e to Low-Vol	tage Side)		
High-Side Input Voltage Range (Continuous)	$V_{HI\_DC}$		40		60	V
High-Side Input Quiescent Current	ı	Disabled, EN low, $V_{HI\_DC} = 54V$		1.5		mA
nigh-side input Quiescent Current	I <sub>HI_Q</sub>	T <sub>INTERNAL</sub> ≤ 100°C			3.0	IIIA
		$V_{HI\_DC} = 54V$ , $T_{INTERNAL} = 25$ °C		3.6	7	
No Load Power Dissipation	D	$V_{HI\_DC} = 54V$	2		11	W
No Load Fower Dissipation	$P_{HI\_NL}$	$V_{HI\_DC} = 40 - 60V$ , $T_{INTERNAL} = 25$ °C			8	VV
		$V_{HI\_DC} = 40 - 60V$			14.5	
High-Side Input Inrush Current Peak		$V_{HI\_DC} = 54V$ , $C_{LO\_EXT} = 1000\mu$ F, no load		7.5		А
riigii-side iripat irii asii Carreiit i eak	I <sub>HI_INR_PK</sub>	T <sub>INTERNAL</sub> ≤ 100°C			12	
DC High-Side Input Current	I <sub>HI_IN_DC</sub>	At $I_{LO\_OUT\_DC} = 60A$ , $T_{INTERNAL} \le 100$ °C			16.3	А
Transformation Ratio	K	High voltage side to low voltage side, $K = V_{LO\_DC} / V_{HI\_DC}$ , at no load		1/4		V/V
	I <sub>LO_OUT_DC</sub>	Continuous; 40V ≤ V <sub>HI_DC</sub> ≤ 60V			60	А
Low-Side Output Current	I <sub>LO_OUT_PULSE</sub>	2ms pulse, 25% duty cycle, $I_{\text{LO_OUT_AVG}} \le 50\%$ rated $I_{\text{LO_OUT_DC}}$			100	А
	P <sub>LO_OUT_DC</sub>	Continuous; 54V < V <sub>HL_DC</sub> ≤ 60V			800	W
Low-Side Output Power	P <sub>LO_OUT_PULSE</sub>	2ms pulse, 25% duty cycle, $P_{LO\_OUT\_AVG} \le 50\%$ rated $P_{LO\_OUT\_DC}$			1000	W
		$V_{HI\_DC} = 54V$ , $I_{LO\_OUT\_DC} = 60A$	97.0	97.4		%
Efficiency (Ambient)	$\eta_{AMB}$	$V_{HI\_DC} = 40 - 60V$ , $I_{LO\_OUT\_DC} = 60A$	96.2			
		$V_{HI\_DC} = 54V$ , $I_{LO\_OUT\_DC} = 30A$	97.3	97.8		
Efficiency (Hot)	22	$V_{HI\_DC} = 54V$ , $I_{LO\_OUT\_DC} = 60A$	96.7	97.4		%
Efficiency (not)	$\eta_{HOT}$	$V_{HI\_DC} = 54V$ , $I_{LO\_OUT\_DC} = 30A$	97.3	97.9		70
Efficiency (Over Load Range)	$\eta_{20\%}$	12A < I <sub>LO_OUT_DC</sub> < 60A	92.0			%
	R <sub>LO_COLD</sub>	$V_{HI\_DC} = 54V$ , $I_{LO\_OUT\_DC} = 60A$ , $T_{INTERNAL} = -40$ °C	2.6	3.3	4	
Low-Side Output Resistance	R <sub>LO_AMB</sub>	$V_{HI\_DC} = 54V$ , $I_{LO\_OUT\_DC} = 60A$	3.5	4.4	5.3	mΩ
	R <sub>LO_HOT</sub>	V <sub>HI_DC</sub> = 54V, I <sub>LO_OUT_DC</sub> = 60A, T <sub>INTERNAL</sub> = 100°C	4.4	5.5	5.7	
Switching Frequency	F <sub>SW</sub>	Low-side voltage ripple frequency = 2x F <sub>SW</sub>		1.62		MHz
Low-Side Output Voltage Ripple	V <sub>LO_OUT_PP</sub>	$C_{LO\_OUT\_EXT} = 0\mu$ F, $I_{LO\_OUT\_DC} = 60$ A, $V_{HI\_DC} = 54$ V, 20MHz BW		120		mV
	LO_001_rr	T <sub>INTERNAL</sub> ≤ 100°C			180	
Effective High-Side Input Capacitance (Internal)	$C_{HI\_INT}$	Effective value at 54V <sub>HI_DC</sub>		11.2		μF
Effective Low-Side Output Capacitance (Internal)	C <sub>LO_INT</sub>	Effective value at 13.5V <sub>LO_DC</sub>		55		μF
	C <sub>LO_OUT_EXT</sub>	Excessive capacitance may drive module into short circuit fault			1000	μF
Rated Low-Side Output Capacitance	C <sub>LO_OUT_AEXT</sub>	Parallel array operation; $C_{LO\_OUT\_AEXT}$ Max = N • 0.5 • $C_{LO\_OUT\_EXT\ MAX}$ , where N = the number of units in parallel				μF



Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Powertrain Fault Sh	ut-Down Specif	fication – Step-Down Operation (High-Voltage Side	to Low-V	oltage Side	), Cont.	
Auto Restart Time	t <sub>AUTO_RESTART</sub>	Start up into a persistent fault condition. Non-latching fault detection given $V_{HI\_DC} > V_{HI\_UVLO+}$	350	500	600	ms
High-Side Input Overvoltage Lockout Threshold	V <sub>HI_OVLO+</sub>			64.6	66	V
High-Side Input Overvoltage Recovery Threshold	V <sub>HI_OVLO</sub>		60	64		V
High-Side Input Overvoltage Lockout Hysteresis	V <sub>HI_OVLO_HYST</sub>			0.4		V
High-Side Input Overvoltage Lockout Response Time	t <sub>HI_OVLO</sub>			1		μs
High-Side Input Undervoltage Lockout Threshold	V <sub>HI_UVLO</sub> _		31.6	33.2		V
High-Side Input Undervoltage Recovery Threshold	V <sub>HI_UVLO+</sub>			35	40	V
High-Side Input Undervoltage Lockout Hysteresis	V <sub>HI_UVLO_HYST</sub>			2		V
High-Side Input Undervoltage Lockout Response Time	t <sub>HI_UVLO</sub>			100		μs
Input-to-Output Undervoltage Start-Up Delay	t <sub>HI_TO_LO_DELAY</sub>	From $V_{HI\_DC} = V_{HI\_UVLO+}$ to powertrain active, EN floating (i.e., one-time start-up delay from application of $V_{HI\_DC}$ to $V_{LO\_DC}$ )			600	ms
Low-Side Output Soft-Start Ramp Time	t <sub>LO_SOFT_START</sub>	From powertrain active; fast current limit fault detection disabled during soft start		0.5		ms
Low-Side Output Overcurrent Trip Threshold	I <sub>LO_OUT_OCP</sub>		61	75	110	А
Low-Side Output Overcurrent Response Time Constant	t <sub>LO_OUT_OCP</sub>	Effective internal RC filter	2	5		ms
Low-Side Output Short Circuit Fault Trip Threshold	I <sub>LO_OUT_SCP</sub>		100			А
Low-Side Output Short Circuit Fault Response Time	t <sub>LO_OUT_SCP</sub>			1		μs
Overtemperature Shutdown Threshold	t <sub>OTP+</sub>	Temperature sensor located inside controller IC	125			°C
Overtemperature Recovery Threshold	t <sub>OTP</sub>		105	110	115	°C
Undertemperature Shutdown Threshold	t <sub>UTP</sub>	Temperature sensor located inside controller IC			<b>-45</b>	°C



Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
	vertrain Speci	fication – Step-Up Operation (Low-Voltage Side to	High-Volta	age Side)	1	
Low-Side Input Voltage Range (Start Up)	$V_{LO\_DC}$		10.8		<b>15</b>	
Low-Side Input Voltage Range (Continuous)	* LO_DC		10		15	·
Low-Side Input Quiescent Current	l.a.a	Disabled, EN low, $V_{LO\_DC} = 13.5V$		0.6		mA
ow side input Quiescent current	l <sub>LO_Q</sub>	T <sub>INTERNAL</sub> ≤ 100°C			1.2	IIIA
		V <sub>LO_DC</sub> = 13.5V, T <sub>INTERNAL</sub> = 25°C		4.3	7	
No Load Power Dissipation	D	$V_{LO\_DC} = 13.5V$	3		11	W
NO LOAU POWEL DISSIPATION	$P_{LO\_NL}$	V <sub>LO_DC</sub> = 10 – 15V, T <sub>INTERNAL</sub> = 25 °C			8	VV
		V <sub>LO_DC</sub> = 10 – 15V			14	
C'd les de Court De l		$V_{LO\_DC}$ = 15V, $C_{HI\_EXT}$ = 68 $\mu$ F, no load		45		
Low-Side Input Inrush Current Peak	I <sub>LO_INR_PK</sub>	T <sub>INTERNAL</sub> ≤ 100°C			60	Α
DC Low-Side Input Current	I <sub>LO_IN_DC</sub>	At I <sub>HI OUT DC</sub> = 15A, T <sub>INTERNAL</sub> ≤ 100°C			62	А
Transformation Ratio	K	Low-voltage side to high-voltage side, $K = V_{HI_DC} / V_{LO_DC}$ , at no load		4		V/V
	I <sub>HI_OUT_DC</sub>	Continuous; $10V \le V_{LO\_DC} \le 13.5V$			15	А
High-Side Output Current	I <sub>HI_OUT_PULSE</sub>	2ms pulse, 25% duty cycle, $I_{HLOUT\_AVG} \le 50\%$ rated $I_{HLOUT\_DC}$			25	А
	P <sub>HI_OUT_DC</sub>	Continuous; $13.5V < V_{LO\ DC} \le 15V$			800	W
High-Side Output Power	P <sub>HI_OUT_PULSE</sub>	2ms pulse, 25% duty cycle, $P_{HI OUT AVG} \le 50\%$ rated $P_{HI OUT DC}$			1000	W
	$\eta_{AMB}$	V <sub>LO DC</sub> = 13.5V, I <sub>HI OUT DC</sub> = 15A	96.9	97.3		%
Efficiency (Ambient)		V <sub>LO DC</sub> = 10 – 15V, I <sub>HI OUT DC</sub> = 15A	96.2			
		$V_{LO\ DC} = 13.5V, I_{HI\ OUT\ DC} = 7.5A$	97.3	97.9		
		$V_{LO\ DC} = 13.5V$ , $I_{HI\ OUT\ DC} = 15A$	96.7	97.0		
Efficiency (Hot)	$\eta_{HOT}$	$V_{LO\ DC} = 13.5V$ , $I_{HI\ OUT\ DC} = 7.5A$	97.3	97.8		%
Efficiency (Over Load Range)	η <sub>20%</sub>	3A < I <sub>HLOUT_DC</sub> < 15A	92.0			%
	R <sub>HI_COLD</sub>	V <sub>LO DC</sub> = 13.5V, I <sub>HI OUT DC</sub> = 15A, T <sub>INTERNAL</sub> = -40°C	50	65	80	
High-Side Output Resistance	R <sub>HI AMB</sub>	V <sub>LO_DC</sub> = 13.5V, I <sub>HI_OUT_DC</sub> = 15.4V, I <sub>INITERINAL</sub> = 1.6 C	62	80	98	mΩ
ngn side Odtpdt Nesistance	R <sub>HI_HOT</sub>	V <sub>LO_DC</sub> = 13.5V, I <sub>HI_OUT_DC</sub> = 15A, T <sub>INTERNAL</sub> = 100°C	75	97	118	. 11122
Switching Frequency	F <sub>SW</sub>	High-side output voltage ripple frequency = $2x F_{SW}$	7.5	1.62	110	MHz
		$C_{HL,OUT\_EXT} = 0\mu F$ , $I_{HL,OUT\_DC} = 15A$ , $V_{LO\_DC} = 13.5V$ , 20MHz BW		138		
High-Side Output Voltage Ripple	$V_{HI\_OUT\_PP}$	T <sub>INTERNAL</sub> ≤ 100°C			200	. mV
Effective Low-Side Input Capacitance (Internal)	C <sub>LO_INT</sub>	Effective value at 13.5V <sub>LO_DC</sub>		55		μF
Effective High-Side Output Capacitance (Internal)	C <sub>HLINT</sub>	Effective value at 54V <sub>HI_DC</sub>		11.2		μF
•	C <sub>HI_OUT_EXT</sub>	At start up with no load; excessive capacitance may prevent module start up			68	μF
Rated High-Side Output Capacitance	C <sub>HI_OUT_AEXT</sub>	Parallel array operation; $C_{HI\_OUT\_AEXT}$ Max = N • 0.5 • $C_{HI\_OUT\_EXT\ MAX}$ , where N = the number of units in parallel				μF



Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Powertrain Fault	Shut-Down Spec	cification – Step-Up Operation (Low-Voltage Side to	High-Vol	tage Side),	Cont.	
Auto Restart Time	t <sub>AUTO_RESTART</sub>	Start up into a persistent fault condition. Non-latching fault detection given $V_{LO\_DC} > V_{LO\_UVLO+}$	350	500	600	ms
Low-Side Input Overvoltage Lockout Threshold	V <sub>LO_OVLO+</sub>			16.7	17.2	V
Low-Side Input Overvoltage Recovery Threshold	V <sub>LO_OVLO</sub>		15.4	15.8		V
Low-Side Input Overvoltage Lockout Hysteresis	V <sub>LO_OVLO_HYST</sub>			0.1		V
Low-Side Input Overvoltage Lockout Response Time	t <sub>LO_OVLO</sub>			1		μs
Low-Side Input Undervoltage Lockout Threshold	V <sub>LO_UVLO</sub> _		8.0	8.6		V
Low-Side Input Undervoltage Recovery Threshold	V <sub>LO_UVLO+</sub>			10.5	10.8	V
Low-Side Input Undervoltage Lockout Hysteresis	V <sub>LO_UVLO_HYST</sub>			0.1		V
Low-Side Input Undervoltage Lockout Response Time	t <sub>LO_UVLO</sub>			8		μs
Input-to-Output Start-Up Delay	t <sub>LO_TO_HI_DELAY</sub>	From $V_{LO\_DC} = V_{LO\_UVLO+}$ to powertrain active, EN floating (i.e., one-time start-up delay from application of $V_{LO\_DC}$ to $V_{HI\_DC}$ )			600	ms
High-Side Output Soft-Start Ramp Time	t <sub>HI_SOFT_START</sub>	From powertrain active.		500		μs
High-Side Output Overcurrent Trip Threshold	I <sub>HI_OUT_OCP</sub>	Powertrain stops switching; conduction path from low side to high side still exists through body diodes of powertrain MOSFETs [a]	15.25	18.75	27.5	А
High-Side Output Overcurrent Response Time Constant	t <sub>HI_OUT_OCP</sub>	Effective internal RC filter	2	5		ms
Overtemperature Shutdown Threshold	t <sub>OTP+</sub>	Temperature sensor located inside controller IC	125			°C
Overtemperature Recovery Threshold	t <sub>OTP</sub>		105	110	115	°C
Undertemperature Shutdown Threshold	t <sub>UTP</sub>	Temperature sensor located inside controller IC			<b>-</b> 45	°C

<sup>[</sup>a] Sustained current through body diodes can cause powertrain damage. See "start up and bidirectional operation" on page 19.



Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
	Те	mperature Monitor / Output Good (TM / OG) [b]				
Powertrain Active to TM / OG Time	t <sub>TM/OG</sub>	Powertrain active to TM / OG high		1800		μs
TM / OG Voltage Range	$V_{TM/OG}$		2.12		4.04	V
TM / OG Voltage Reference	$V_{TM/OG\_AMB}$	T <sub>J</sub> controller = 27°C	2.95	3	3.05	V
TM / OG Source Current	I <sub>TM/OG</sub>	TM accuracy = ±5°C			10	μΑ
TM / OG Short Circuit Current	I <sub>SC_TM/OG</sub>	Maximum source current when pulled to ground externally			5	mA
TM / OG Gain	$A_{\text{TM/OG}}$			10		mV / °C
TM / OG Voltage Ripple	$V_{TM/OG\_PP}$	$C_{TM/OG} = OpF$ , $V_{HI\_DC} = 54V$ , $I_{LO\_OUT\_DC} = 60A$		120	200	mV
TM / OG Capacitance (External)	C <sub>TM/OG_EXT</sub>				50	pF
TM / OG Fault Response Time	T <sub>FR_TM/OG</sub>	From fault to TM / OG low		10		μs
TM / OG Voltage	V <sub>TM/OG_DIS</sub>	TM/OG held low by internal FET		0		V
TM / OG Sinking Current	I <sub>SINK_TM/OG</sub>	Maximum current TM/OG can sink when pulled low by internal FET			180	mA
		Enable / Disable Control (EN) [b]				
EN Voltage	V <sub>EN</sub>		4.7	5	5.3	V
EN Available Current	I <sub>EN_OP</sub>		2	3.5	5.0	mA
EN Source (Current)	I <sub>EN_EN</sub>		50	100		μΑ
EN Resistance (Internal)	R <sub>EN_INT</sub>	Internal pull-down resistor	50	150	400	kΩ
EN Capacitance (Internal)	C <sub>EN_INT</sub>				1000	pF
EN Load Resistance	R <sub>EN_S</sub>	To permit regular operation	60			kΩ
EN Enable Threshold	V <sub>EN_EN_TH</sub>		2.0	2.5	3.0	V
EN Disable Threshold	V <sub>EN_DIS_TH</sub>				1.95	V
EN Disable Duration	t <sub>EN_DIS_t</sub>	Minimum time before attempting re-enable	1			S
EN Threshold Hysteresis	V <sub>EN_HYSTER</sub>			50		mV
EN Enable to Powertrain Active Time	t <sub>EN_START</sub>	$V_{HI\_DC} > V_{HI\_UVLO+}$ , EN held low. Both conditions satisfied for time $> t_{HI\_TO\_LO\_DELAY}$	5	10	30	μs
EN Disable to VOUT Time	t <sub>EN_DIS</sub>			4	10	μs
EN Fault Response Time	t <sub>FR_EN</sub>	From fault to EN low		100		μs

<sup>&</sup>lt;sup>[b]</sup> See signal terminal description section on page 19.



### **Operating Area**




Figure 1 — Specified thermal operating area





Figure 2 — Specified electrical operating area, step-down operation



**Figure 3** — Specified electrical operating area, step-up operation



#### **Application Characteristics, Step-Down Operation**

Temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected from units operating in step-down mode, processing power from high-voltage side to low-voltage side. See associated figures for general trend data.







Figure 4 — No-load power dissipation vs. V<sub>HI DC</sub>




**Figure 6** — Efficiency at  $T_{CASE} = -40$ °C




**Figure 8** — Efficiency at  $T_{CASE} = 25^{\circ}C$ 



**Figure 5** —  $R_{LO}$  vs.  $R_{HI\_IN}$ ,  $I_{LO\_DC} = 60A$ 



**Figure 7** — Power dissipation at  $T_{CASE} = -40$ °C




**Figure 9** — Power dissipation at  $T_{CASE} = 25^{\circ}C$ 




#### **Application Characteristics, Step-Down Operation (Cont.)**


Temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected from units operating in step-down mode, processing power from high-voltage side to low-voltage side. See associated figures for general trend data.




**Figure 10** — Efficiency at  $T_{CASE} = 85^{\circ}C$ 




**Figure 12** —  $V_{LO\_OUT\_PP}$  vs.  $I_{LO\_DC}$ ; no external  $C_{LO\_OUT\_EXT.}$  Board-mounted module, scope setting: 20MHz analog BW




**Figure 14** — 0 – 60A transient response:  $C_{HI\ IN\ EXT} = 68\mu F$ , no external  $C_{LO\ OUT\ EXT}$ 



**Figure 11** — Power dissipation at  $T_{CASE} = 85^{\circ}C$ 



**Figure 13** — Full-load low-side voltage ripple,  $68\mu F C_{HI\_IN\_EXT}$ , no external  $C_{LO\_OUT\_EXT}$ . Board-mounted module, scope setting: 20MHz analog BW




**Figure 15** — 60 – 0A transient response:  $C_{HI\ IN\ EXT} = 68\mu F$ , no external  $C_{LO\ OUT\ EXT}$ 




### **Application Characteristics, Step-Down Operation (Cont.)**

Temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected from units operating in step-down mode, processing power from high-voltage side to low-voltage side. See associated figures for general trend data.



**Figure 16** — Start up from application of  $V_{HI\_DC} = 54V$ ,  $C_{LO\_OUT\_EXT} = 1000\mu F$ , no load



**Figure 17** — Start up from application of EN with pre-applied  $V_{HI\_DC} = 54V$ ,  $C_{LO\_OUT\_EXT} = 1000\mu\text{F}$ , no load

#### **Application Characteristics, Step-Up Operation**

Temperature controlled via top-side cold plate, unless otherwise noted. All data presented in this section are collected from units operating in step-up mode, processing power from low-volage side to high-voltage side. See associated figures for general trend data.







Figure 18 — No-load power dissipation vs. V<sub>LO\_DC</sub>




**Figure 20** — Efficiency at  $T_{CASE} = -40$ °C




**Figure 22** — Efficiency at  $T_{CASE} = 25$ °C



**Figure 19** —  $R_{HI}$  vs.  $R_{LO\_IN}$ ,  $I_{HI\_DC} = 15A$ 




**Figure 21** — Power dissipation at  $T_{CASE} = -40$ °C




**Figure 23** — Power dissipation at  $T_{CASE} = 25^{\circ}C$ 

#### **Application Characteristics, Step-Up Operation (Cont.)**


Temperature controlled via top-side cold plate, unless otherwise noted. All data presented in this section are collected from units operating in step-up mode, processing power from low-volage side to high-voltage side. See associated figures for general trend data.




**Figure 24** — Efficiency at  $T_{CASE} = 85^{\circ}C$ 




**Figure 26** —  $V_{HI\_OUT\_PP}$  vs.  $I_{HI\_DC}$ ; no external  $C_{HI\_OUT\_EXT.}$  Board-mounted module, scope setting: 20MHz analog BW




**Figure 28** — 0 – 15A transient response:  $C_{LO\_IN\_EXT} = 1000\mu F$ , no external  $C_{HI\_OUT\_EXT}$ 



**Figure 25** — Power dissipation at  $T_{CASE} = 85^{\circ}C$ 



**Figure 27** — Full-load high-side output voltage ripple, 1000µF  $C_{LO\_IN\_EXT}$ , no external  $C_{HI\_OUT\_EXT}$ . Board-mounted module, scope setting: 20MHz analog BW




**Figure 29** — 15 – 0A transient response:  $C_{LO\_IN\_EXT} = 1000\mu\text{F}$ , no external  $C_{HI\_OUT\_EXT}$ 




## **Application Characteristics, Step-Up Operation (Cont.)**

Temperature controlled via top-side cold plate, unless otherwise noted. All data presented in this section are collected from units operating in step-up mode, processing power from low-volage side to high-voltage side. See associated figures for general trend data.



**Figure 30** — Start up from application of  $V_{LO\_DC}$  = 13.5V,  $C_{HI\_OUT\_EXT}$  = 68 $\mu$ F, no load



**Figure 31** — Start up from application of EN with pre-applied  $V_{LO\_DC} = 13.5V$ ,  $C_{HI\_OUT\_EXT} = 68\mu\text{F}$ , no load

#### **Signal Terminal Descriptions**

#### **Enable Control (EN)**

The EN terminal enables and disables the NBM. When held low, the NBM is disabled. When allowed to float with an impedance to PGND greater than  $60k\Omega$ , the module will start. In an array of NBM modules, EN terminals should be interconnected to synchronize start up. The NBM modules will start simultaneously when enabled.

The EN terminal is capable of being either driven high by an external open collector or open drain logic signal or internal pull up to 5V (operating). EN terminal outputs 5V during normal operation. Note that EN terminal does not have current sink capability. Therefore, in an array configuration of multiple NBMs, the EN terminal of one unit is not capable of disabling other modules in the event of a fault condition. The EN terminal must not be driven high by directly applying an external voltage.

#### Temperature Monitor and Output Good (TM / OG)

The TM / OG terminal provides temperature monitoring and power good functionalities. It can be used to accomplish the following two functions.

#### Output Good flag

This terminal will be internally held low (0V) by an internal pull-down FET until the start up has completed. When the output voltage is in a steady state condition after the completion of the soft start, it will internally be released and can be used as a "Ready to process full load current" flag.

This signal can be used to drive logic circuitry downstream for delayed enable or connection of the load. It can also be used as "Fault flag", as the terminal is pulled low internally when a fault is detected.

#### ■ Monitor the control IC temperature

This terminal provides a voltage proportional to the absolute temperature of the converter control IC. It monitors the internal junction temperature of the controller IC within an accuracy of  $\pm 5^{\circ}$ C. It has a room temperature set point of  $\sim 3.0$ V and an approximate gain of 10mV/°C. The temperature in Kelvin is equal to the voltage on the TM terminal scaled by 100. (i.e., 3.0V = 300K =  $27^{\circ}$ C).

The following equation can be used to calculate the equivalent TM voltage in Volts for a given junction temperature  $(T_j)$  in °C.

$$TM(V) = \frac{1}{100} \left( T_{J} \right) + 2.73$$

The following equation can be used to calculate the junction temperature  $(T_i)$  in °C for a given TM voltage in Volts.

$$TM(^{\circ}C) = (TM - 2.73) \cdot 100$$


#### **Start Up and Bidirectional Operation**

The NBM2317S60E1560TOR is capable of start up in both directions of operation (step-up and step-down) once the applied voltage is greater than the undervoltage lockout threshold.

The non-isolated bus converter module is fully bidirectional. Once the unit is enabled, the NBM2317S60E1560T0R will operate in step-up mode, transferring energy from low side to the high side, whenever the low-side voltage exceeds  $V_{\rm HI}$   $^{\bullet}$  K. The NBM2317S60E1560T0R module will operate in step-down mode, transferring energy from high side to the low side, whenever the high-side voltage exceeds  $V_{\rm LO}$  / K.

Loading must be delayed until completion of start up. The output good (OG) signal can be used to determine when the start-up has completed and the load can be safely enabled. A load must not be present on the  $+V_{HI}$  terminal if the powertrain is not actively switching and  $+V_{LO}$  is present: remove any HI-side load prior to disabling the module.

Conduction from LO to HI side through powertrain MOSFET body diodes will occur if the unit stops switching while a load is present on the HI side and LO-side voltage ( $+V_{LO}$ ) is present. In other words, if the powertrain is disabled through EN terminal or by any fault detection and LO-side voltage ( $+V_{LO}$ ) is present, then a voltage equal to  $+V_{LO}$  minus the body diode drops will appear on the HI side, see Figure 32. Note that in this condition the NBM does not have a current-limiting mechanism from +VLO to +VHI. The built-in short-circuit fault shut down will stop the powertrain switching in case of a fault on the HI side; however external circuitry will be needed to limit the fault current and remove faults.



**Figure 32** — Conduction path through MOSFET body diodes under disabled or fault conditions

 $Q_{D1}$ ,  $Q_{D2}$ ,  $Q_{D3}$  are the internal power MOSFET drain-source body diodes. The voltage drop across each diode is 1.1V, and any current conduction through the diodes is not recommended.



#### SM-ChiP™ NBM




Figure 33 — NBM AC model

The NBM uses a high-frequency resonant tank to move energy from high-voltage side to low-voltage side and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the high-side voltage and the low-side current. A small amount of capacitance embedded in the high-voltage side and low-voltage side stages of the module is sufficient for full functionality and is key to achieving high power density.

The NBM2317S60E1560TOR can be simplified into the model shown in Figure 33.

At no load:

$$V_{LO} = V_{HI} \bullet K \tag{1}$$

K represents the "turns ratio" of the NBM. Rearranging Eq (1):

$$K = \frac{V_{LO}}{V_{HI}} \tag{2}$$

In the presence of a load, V<sub>LO</sub> is represented by:


$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R_{LO} \tag{3}$$

and I<sub>LO</sub> is represented by:

$$I_{LO} = \frac{I_{HI} - I_{HI\_Q}}{K}$$
 (4)

 $R_{LO}$  represents the impedance of the NBM, and is a function of the  $R_{DS\_ON}$  of the high-side and low-side MOSFETs and the winding resistance of the power transformer.  $I_{HI\_Q}$  represents the quiescent current of the NBM controller, gate drive circuitry and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that  $R_{LO}=0\Omega$  and  $I_{HI\_Q}=0A$ , Equation 3 now becomes Equation 1 and is essentially load independent, resistor R is now placed in series with  $V_{HI}$ .



**Figure 34** — K = 1/4 NBM with series high-side resistor

The relatinship between V<sub>HI</sub> and V<sub>LO</sub> becomes:

$$V_{LO} = (V_{HI} - I_{HI} \bullet R) \bullet K \tag{5}$$

Substituting the simplified version of Equation 4 ( $I_{HLO}$  is assumed = 0A) into Equation 5 yields:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R \bullet K^2 \tag{6}$$

This is similar in form to Equation 3, where  $R_{LO}$  is used to represent the characteristic impedance of the NBM. However, in this case a real resistor, R, on the high side of the NBM is effectively scaled by  $K^2$  with respect to the low side.

Assuming that R =  $1\Omega$ , the effective R as seen from the low side is  $62.5 \text{m}\Omega$ , with K = 1/4.



A similar exercise can be performed with the addition of a capacitor or shunt impedance at the high-voltage side of the NBM. A switch in series with  $V_{\rm HI}$  is added to the circuit. This is depicted in Figure 35.




Figure 35 — NBM with high-side capacitor

A change in  $V_{\rm HI}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{HI}}{dt} \tag{7}$$

Assume that with the capacitor charged to  $V_{HI}$ , the switch is opened and the capacitor is discharged through the idealized NBM. In this case.

$$I_C = I_{LO} \bullet K \tag{8}$$

substituting Equation 1 and 8 into Equation 7 reveals:

$$I_{LO}(t) = \frac{C}{K^2} \bullet \frac{dV_{LO}}{dt} \tag{9}$$

The equation in terms of the low side has yielded a  $K^2$  scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the low side when expressed in terms of the high side. With K=1/4 as shown in Figure 36,  $C=1\mu F$  would appear as  $C=16\mu F$  when viewed from the low side.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a NBM between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the NBM is too high. The impedance of the NBM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the NBM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the NBM are:

- No load power dissipation (P<sub>HL,NL</sub>): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P<sub>RLO</sub>): refers to the power loss across the NBM modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{HI\_NL} + P_{R_{IO}} \tag{10}$$

Therefore,

$$P_{LO\_OUT} = P_{HI\_IN} - P_{DISSIPATED} = P_{HI\_IN} - P_{HI\_NL} - P_{R_{LO}}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:


$$\eta = \frac{P_{LO\_OUT}}{P_{HI\_IN}} = \frac{P_{HI\_IN} - P_{HI\_IN} - P_{R_{LO}}}{P_{HI\_IN}}$$
(12)

$$= \frac{V_{HI} \bullet I_{HI} - P_{HI\_NL} - \left(I_{LO}\right)^2 \bullet R_{LO}}{V_{III} \bullet I_{III}}$$

$$= 1 - \left(\frac{P_{HI\_NL} + (I_{LO})^2 \cdot R_{LO}}{V_{HI} \cdot I_{HI}}\right)$$




## **NBM Step-Down Operation Timing Diagram**





## **NBM Step-Up Operation Timing Diagram**





#### **Input and Output Filter Design**

A major advantage of NBM systems versus conventional PWM converters is that the auto-transformer based NBM does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of high-side voltage and low-side current and efficiently transfers charge through the auto-transformer. A small amount of capacitance embedded in the high-side and low-side stages of the module is sufficient for full functionality and is key to achieving power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

#### Guarantee low source impedance:

To take full advantage of the NBM's dynamic response, the impedance presented to its high-side terminals must be low from DC to approximately 5MHz. The connection of the non-isolated bus converter module to its power source should be implemented with minimal distribution inductance. In step-down operation, the interconnect inductance on the high side should not exceed 300nH; in step-up operation, the interconnect inductance on the low side should not exceed 20nH. If the interconnect inductance exceed these limits, the input side of the NBM should be bypassed with a RC damper or electrolytic capacitor to retain low source impedance and stable operation.

#### Further reduce high-side and/or low-side voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the high-side source will appear at the low side of the module multiplied by its K factor.

#### Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:

The module high-side/low-side voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating range.

Total load capacitance of the NBM module shall not exceed the specified maximum. Owing to the wide bandwidth and low low-side impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the high side of the module. At frequencies <500kHz the module appears as an impedance of  $R_{\rm IO}$  between the source and load.

Within this frequency range, capacitance at the high side appears as effective capacitance on the low side per the relationship defined in Equation 13.

$$C_{LO\_EXT} = \frac{C_{HI\_EXT}}{K^2} \tag{13}$$

This enables a reduction in the size and number of capacitors used in a typical system.

#### **Current Sharing**

The performance of the NBM topology is based on efficient transfer of energy through a auto-transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal auto-transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple NBMs of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load. Ensuring equal current sharing among modules requires that NBM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- A dedicated input filter for each NBM in an array is recommended to prevent circulating currents.

For further details see:

AN:016 Using BCM Bus Converters in High Power Arrays




Figure 36 — NBM parallel array

#### **Input Fuse Selection**

In order to provide flexibility in configuring power systems, SM-ChiP modules are not internally fused. Input line fusing of SM-ChiP products is recommended at the system level to provide thermal protection in case of catastrophic failure.

An input fuse is required to meet safety agency conditions of acceptability. A 20A input fuse (Littelfuse® Nano2® 456 Series) is required in step-down operation to comply with safety agency conditions of acceptability. Always ascertain and observe the safety, regulatory or other agency specifications that apply to your specific application.



#### **Thermal Considerations**

The SM-ChiP™ module provides a high degree of flexibility in that it presents several pathways to remove heat from the internal power dissipating components. Heat may be removed from the top surface, the bottom surface, the power terminals and the signal terminals. The extent to which these surfaces are cooled is a key component in determining the maximum current that is available from an SM-ChiP, as can be seen from Figures 2 and 3.

Since the SM-ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a system-level thermal solution. Given that there are many pathways to remove heat from the SM-ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors.

Figure 37(a) shows the "thermal circuit" for a NBM2317 SM-ChiP in two-sided cooling application, where the product is cooled through the PCB at the bottom and a heat sink at the top. In this case, the NBM power dissipation is  $P_{\text{DISSIPATION}}$  and the top and bottom (heat sink and PCB) surface temperatures are represented as  $T_{\text{TOP\_HEAT\_SINK}}$  and  $T_{\text{PCB}}$ . This thermal system can now be very easily analyzed as an electrical network with simple resistors, voltage sources, and a current source. The results of the simulation provide an estimate of heat flow through the various dissipation pathways as well as internal temperature.

Figure 37(b) shows the thermal model for an application with single-side cooling, where the heat is dissipated through the PCB only. In this case, the heat flow path to the top heat sink is removed; the top of the package now contributes to the cooling into the PCB via the package metalization (i.e., the  $\theta_{PGND\_TOP}$  and  $\theta_{PGND\_TOP\_BOTTOM}$  resistances are in series between the maximum internal temperature point and the PCB temperature).




Figure 37 — NBM2317S60E1560T0R two-sided cooling thermal model (a) and bottom-side cooling only (through PCB) thermal model (b).

## **Thermal Considerations (Cont.)**

Symbol	Thermal Impedance (°C / W)	Definition of Estimated Thermal Resistance
$ heta_{SIGNALS}$	210	from the hottest component junction inside the NBM to the circuit board it is mounted on at SIGNALS
$\theta_{\text{+VHI}}$	82	from the hottest component junction inside the NBM to the circuit board it is mounted on at +VHI
$\theta_{ ext{+VLO}}$	15	from the hottest component junction inside the NBM to the circuit board it is mounted on at +VLO
$\theta_{ t PGND\_BOTTOM}$	2.7	from the hottest component junction inside the NBM to the circuit board it is mounted on at PGND_BOTTOM
$\theta_{ t PGND\_TOP}$	2.5	from the hottest component junction inside the NBM to the circuit board it is mounted on at PGND_TOP
$\theta_{ t PGND\_TOP\_BOTTOM}$	5.4	between PGND_TOP and PGND_BOTTOM

**Table 1** — Thermal impedance





Figure 38 — Thermal model boundary conditions; area defined as shaded

## **NBM Package Drawing Top & Side View**






## **NBM Package Drawing Bottom View**

#### 2317 NBM TC3


(Reference DWG # 45810 Rev 2)



**BOTTOM VIEW** 



## **NBM Recommended Land Pattern (Component Side)**





## End of Life Please refer to NBM2317S60D1565T0R $\ensuremath{NBM2317S60E1560T0R}$

## **Revision History**

Revision	Date	Description	Page Number(s)
1.0	08/27/18	Initial release	n/a
1.1	12/18/18	Updated features & benefits Updated specifications and performance characteristics	1 5 – 19
1.2	01/29/19	Updated specified electrical operating area Updated TM/OG characteristics Updated output good flag description	10 11 21
1.3	06/26/19	Updated electrical specifications Updated TM/OG signal characteristics Corrected height specifications to match mechanical drawing	6, 8 11 20
1.4	11/06/19	Typo correction to ESR values in AC model	22
1.5	09/02/20	Changed product voltage ratings to $V_{HI} = 40 - 60V$ and $V_{LO} = 10 - 15V$ Added exterior package plating specification	1, 6, 7, 8, 10, 14, 15, 17, 18 20
1.6	02/22/21	Added TÜV agency approval Implemented formatting adjustments Revised application diagrams Revised start up and bidirectional operation, input fuse selection Updated outline drawing	1, 4 1, 3, 4, 9, 20, 21, 24 2 17, 22 25 – 27
1.7	04/20/21	Updated product image Updated electrical specifications	1 5, 7
1.8	07/16/21	Corrected absolute max rating for +VLO to PGND	4

Note: pages removed in Rev 1.6



## End of Life Please refer to NBM2317S60D1565T0R NBM2317S60E1560T0R

# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit <a href="http://www.vicorpower.com/NBM-Non-isolated-Bus-Converter-Module">http://www.vicorpower.com/NBM-Non-isolated-Bus-Converter-Module</a> for the latest product information.

#### **Vicor's Standard Terms and Conditions and Product Warranty**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

#### **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patent Numbers: 6,911,848; 6,930,893; 6,934,166; 7,145,786; 7,782,639; 8,427,269; 9,166,481; 9,516,761; 10,199,950; 10,205,381; 10,454,361; 10,594,223; 10,658,923; 10,951,113; and for use under 6,975,098 and 6,984,965.

Contact Us: http://www.vicorpower.com/contact-us

#### **Vicor Corporation**

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 www.vicorpower.com

#### email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

©2018 – 2021 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation.

Littelfuse® and Nano2® are registered trademarks of Littelfuse, Inc.

All other trademarks, product names, logos and brands are property of their respective owners.

