









INA821 SBOS893D - AUGUST 2018 - REVISED JUNE 2020

INA821 35-μV Offset, 7-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier

Features

Low offset voltage: 10 μV (typ), 35 μV (max)

Gain drift: 5 ppm/ $^{\circ}$ C (G = 1), 35 ppm/°C (G > 1) (max)

Noise: 7 nV/√Hz

Bandwidth: 4.7 MHz (G = 1), 290 kHz (G = 100)

Stable with 1-nF capacitive loads

Inputs protected up to ±40 V

Common-mode rejection: 112 dB, G = 10 (min)

Power supply rejection: 110 dB, G = 1 (min)

Supply current: 650 µA (max)

Supply range:

Single-supply: 4.5 V to 36 V

Dual-supply: ±2.25 V to ±18 V

Specified temperature range: -40°C to +125°C

Packages: 8-pin SOIC, VSSOP, and WSON

Applications

Analog input module

Flow transmitter

Battery test


LCD test

Electrocardiogram (ECG)

Surgical equipment

Process analytics (pH, gas, concentration, force and humidity)

INA821 Simplified Internal Schematic



3 Description

The INA821 is a high-precision instrumentation amplifier that offers low power consumption and operates over a wide single-supply or dual-supply range. A single external resistor sets any gain from 1 to 10.000. The device has high precision as a result of super-beta input transistors, which provide low input offset voltage, offset voltage drift, input bias current, and input voltage and current noise. Additional circuitry protects the inputs against overvoltage up to ±40 V.

The INA821 is optimized to provide a high commonmode rejection ratio. At G = 1, the common-mode rejection ratio exceeds 92 dB across the full input common-mode range. The device is designed for lowvoltage operation from a 4.5-V single supply, and dual supplies up to ±18 V.


The INA821 is available in 8-pin SOIC, VSSOP, and WSON packages, and is specified over the -40°C to +125°C temperature range.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
INA821	SOIC (8)	4.90 mm × 3.91 mm				
	VSSOP (8)	3.00 mm × 3.00 mm				
	WSON (8)	3.00 mm x 3.00 mm				

(1) For all available packages, see the package option addendum at the end of the data sheet.

Typical Distribution of Input Stage Offset Voltage





т_	L	-	-1	^-		
ı a	D	ıe	OI	Co	nte	ทเร

1	Features 1		8.4 Device Functional Modes	26
2	Applications 1	9	Application and Implementation	26
3	Description 1		9.1 Application Information	26
4	Revision History2		9.2 Typical Application	29
5	Device Comparison Table		9.3 Other Application Examples	31
6	Pin Configuration and Functions 4	10	Power Supply Recommendations	32
7	Specifications5	11	Layout	
′	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
	7.2 ESD Ratings 5		11.2 Layout Example	33
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	34
	7.4 Thermal Information		12.1 Device Support	
	7.5 Electrical Characteristics 6		12.2 Documentation Support	
	7.6 Typical Characteristics: Table of Graphs		12.3 Receiving Notification of Documentation Update	es <mark>34</mark>
	7.7 Typical Characteristics. Table of Craphs		12.4 Support Resources	
8	Detailed Description		12.5 Trademarks	
0	•		12.6 Electrostatic Discharge Caution	34
			12.7 Glossary	
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	_
	8.3 Feature Description		Information	34

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision C (July 2019) to Revision D Page
<u>.</u>	Added DRG (WSON) package and associated content to data sheet
Cł	nanges from Revision B (May 2019) to Revision C Page
•	Changed DGK (VSSOP) package from advanced information (preview) to production data (active)
•	Changed Figure 9, Typical Distribution of Input Offset Current, to show correct image
<u>.</u>	Changed Figure 27, <i>Typical Distribution of Gain Error, G = 1</i> , to show improved data
Cl	nanges from Revision A (December 2018) to Revision B
•	Added 8-pin DGK (VSSOP) advanced information package and associated content to data sheet
<u>.</u>	Changed Applications bullets1
CI	nanges from Original (August 2018) to Revision A Page
•	First release of production-data data sheet

Submit Documentation Feedback




5 Device Comparison Table


DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA821	35-μV Offset, 0.4 μV/°C V _{OS} Drift, 7-nV/ $\sqrt{\text{Hz}}$ Noise, High-Bandwidth, Precision Instrumentation Amplifier	$G = 1 + 49.4 \text{ k}\Omega / \text{RG}$	2, 3
INA819	INA819 35-μV Offset, 0.4 μV/°C V _{OS} Drift, 8-nV/ $\sqrt{\text{Hz}}$ Noise, Low-Power, Precision Instrumentation Amplifier G = 1 + 50 kΩ / F		2, 3
INA818	35-μV Offset, 0.4 μV/°C V _{OS} Drift, 8-nV/ $\sqrt{\text{Hz}}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 \text{ k}\Omega / \text{RG}$	1, 8
INA828	50-μV Offset, 0.5 μV/°C V _{OS} Drift, 7-nV/ $\sqrt{\text{Hz}}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 \text{ k}\Omega / \text{RG}$	1, 8
INA333	25-μV V $_{OS}$, 0.1 μV/°C V $_{OS}$ Drift, 1.8-V to 5-V, RRO, 50-μA I $_{Q}$, Chopper-Stabilized INA	$G = 1 + 100 \text{ k}\Omega / \text{RG}$	1, 8
PGA280	20-mV to ±10-V Programmable Gain IA With 3-V or 5-V Differential Output; Analog Supply up to ±18 V	Digital programmable	N/A
INA159	G = 0.2 V Differential Amplifier for ±10-V to 3-V and 5-V Conversion	G = 0.2 V/V	N/A
PGA112	Precision Programmable Gain Op Amp With SPI	Digital programmable	N/A

Copyright © 2018–2020, Texas Instruments Incorporated



6 Pin Configuration and Functions





Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
-IN	1	I	Negative (inverting) input
+IN	4	0	Positive (noninverting) input
OUT	7	_	Output
RG	2, 3	I	Gain setting pin. Place a gain resistor between pin 2 and pin 3.
REF	6	_	Reference input. This pin must be driven by a low impedance source.
-VS	5	_	Negative supply
+VS	8	_	Positive supply
Thermal pad	_	_	Thermal pad internally connected to –VS. Connect externally to –VS or leave floating.

Submit Documentation Feedback



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
Supply voltage			-20	20	V
Signal input pins	Voltage		-40	40	V
	REF pin		-20	20	V
Signal output pins	Signal output pins		$(-V_s) - 0.5$	$(+V_s) + 0.5$	V
Output short-circuit (2)			Continuous		
Operating Temperature, T _A		-50	150		
Junction Temperature, T _J			175	°C	
Storage Temperature, T _{stg}			-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to V_S / 2.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		V
V(ESD)	V _(ESD) Electrostatic discharge	ed-device model (CDM), per JEDEC specification JESD22-C101 (2) ±750		V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Complex of the control of the contro	Single-supply	4.5	36	V
Supply voltage, V _S	Dual-supply	±2.25	±18	V
Specified temperature, T _A	Specified temperature	-40	125	°C

7.4 Thermal Information

			INA821			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	DRG (WSON)	UNIT	
		8 PINS	8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.6	215.4	55.6	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	66.3	66.3	57.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	61.9	97.8	28.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	20.5	10.5	1.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	61.4	96.1	28.6	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	12.1	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: INA821

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

25°C V-_ +15 V R.

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT	
NPUT						"		
			INA821ID, INA821DRG		10	35		
	Input stage offset voltage (1)(2)		INA821IDGK		10	40	μV	
/ _{OSI}		$T_A = -40$ °C to +125°C ⁽³⁾	INA821ID, INA821DRG			75		
			INA821IDGK			80		
		vs temperature, $T_A = -40^{\circ}C$ to $+12^{\circ}$	25°C		0.1	0.4	μV/°C	
			INA821ID, INA821DGK		50	350	\	
/ _{OSO}	Output stage offset voltage ⁽¹⁾⁽²⁾		INA821DRG		50	400	μV	
	Tollago	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(3)}$				850		
		vs temperature, $T_A = -40^{\circ}C$ to +12	25°C			5	μV/°C	
		G = 1, RTI		110	120			
PSRR	Power-supply rejection	G = 10, RTI		114	130		dB	
	ratio	G = 100, RTI		130	135			
		G = 1000, RTI		136	140			
Z _{id}	Differential impedance				100 1		GΩ pF	
Z ic	Common-mode impedance				100 7		GΩ pF	
	RFI filter, –3-dB frequency				45		MHz	
V _{CM}	Operating input range ⁽⁴⁾			(V-) + 2		(V+) - 2	V	
		$V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}, T_A = -40^{\circ}\text{C}$	C to +125°C	See Figu	re 51 to Figure 54	ļ		
	Input overvoltage range	$T_A = -40$ °C to $+125$ °C ⁽³⁾				±40	V	
		At DC to 60 Hz, RTI, $V_{CM} = (V-) + G = 1$		92	105			
CMRR	Common-mode rejection	At DC to 60 Hz, RTI, $V_{CM} = (V-) + G = 10$	- 2 V to (V+) – 2 V,	112	125		dB	
JIVITATA	ratio	At DC to 60 Hz, RTI, $V_{CM} = (V-) + G = 100$	- 2 V to (V+) - 2 V,	132	145			
		At DC to 60 Hz, RTI, $V_{CM} = (V-) + G = 1000$	- 2 V to (V+) - 2 V,	140	150			
BIAS CI	JRRENT							
	Input bigs ourrent	V _{CM} = V _S / 2			0.15	0.5	n 1	
В	Input bias current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			-	2	nA	
	1	V _{CM} = V _S / 2			0.15	0.5	^	
os	Input offset current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				2	nA	
NOISE \	/OLTAGE							
	Input stage voltage	$f = 1$ kHz, $G = 100$, $R_S = 0$ Ω			7		nV/√Hz	
NI	noise ⁽⁵⁾	$f_B = 0.1 \text{ Hz to } 10 \text{ Hz}, G = 100, R_S$	= 0 Ω		0.14		μV_{PP}	
	Output stage voltage	$f = 1 \text{ kHz}, R_S = 0 \Omega$			65		nV/√Hz	
NO	noise ⁽⁵⁾	$f_B = 0.1 \text{ Hz to } 10 \text{ Hz}, R_S = 0 \Omega$			2.5		μV_{PP}	
		f = 1 kHz			130		fA/√Hz	
n	Noise current	f _B = 0.1 Hz to 10 Hz, G = 100			4.7		pA _{PP}	
GAIN	1	ı		1			<u> </u>	
	Gain equation			1 + (49.4 kΩ / R _G)		V/V	
	Range of gain			1		10000	V/V	

Total offset, referred-to-input (RTI): $V_{OS} = (V_{OSI}) + (V_{OSO} / G)$. Offset drifts are uncorrelated. Input-referred offset drift is calculated using: $\Delta V_{OS(RTI)} = \sqrt{[\Delta V_{OSI}^2 + (\Delta V_{OSO} / G)^2]}$.

(3) Specified by characterization.

Total RTI voltage noise is equal to: $e_{N(RTI)} = \sqrt{[e_{NI}]^2 + (e_{NO}/G)^2}$. (5)

Input voltage range of the Instrumentation Amplifier input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage. See *Typical Characteristic* curves Figure 51 through Figure 54 for more information.



Electrical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)

<u>A</u>	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		G = 1, V _O = ±10 V		±0.005%	±0.025%		
CF.	Cain arrar	G = 10, V _O = ±10 V		±0.025%	±0.15%		
GE	Gain error	G = 100, V _O = ±10 V		±0.025%	±0.15%		
		G = 1000, V _O = ±10 V		±0.05%			
	Cain va tamparatura (6)	G = 1, T _A = -40°C to +125°C			±5	nnm/0C	
	Gain vs temperature (6)	$G > 1$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$			±35	ppm/°C	
		$G = 1 \text{ to } 10, V_O = -10 \text{ V to } 10 \text{ V}, R_L = 10 \text{ k}\Omega$		1	10		
	Online and the coult.	$G = 100$, $V_O = -10$ V to 10 V, $R_L = 10$ kΩ			15		
	Gain nonlinearity	G = 1000, $V_O = -10 \text{ V}$ to 10 V, $R_L = 10 \text{ k}\Omega$		10		ppm	
		$G = 1 \text{ to } 100, V_O = -10 \text{ V to } 10 \text{ V}, R_L = 2 \text{ k}\Omega$		30			
OUTPU	IT						
	Voltage swing		(V-) + 0.15		(V+) - 0.15	V	
	Load capacitance stability			1000		pF	
Z _O	Closed-loop output impedance	f = 10 kHz		1.3		Ω	
I _{SC}	Short-circuit current	Continuous to V _S / 2		±20		mA	
FREQU	IENCY RESPONSE						
		G = 1		4.7		MHz	
BW	Bandwidth, -3 dB	G = 10		970			
- V V	Dandwidth, -0 db	G = 100		290		kHz	
		G = 1000		30			
SR	Slew rate	$G = 1, V_O = \pm 10 V$		2.0		V/µs	
		0.01%, G = 1 to 100, V _{STEP} = 10 V		6			
	Settling time	0.01%, G = 1000, V _{STEP} = 10 V		40		ше	
t _S	Setting time	0.001%, G = 1 to 100, V _{STEP} = 10 V		10		μs	
		0.001%, G = 1000, V _{STEP} = 10 V		50			
REFER	ENCE INPUT						
R_{IN}	Input impedance			10		kΩ	
	Voltage range		(V–)		(V+)	V	
	Gain to output			1		V/V	
	Reference gain error			0.01%			
POWE	R SUPPLY						
V_S	Power-supply voltage	Single-supply	4.5		36	V	
-5	. co. dappi, voltage	Dual-supply	±2.25		±18	v	
ΙQ	Quiescent current	$V_{IN} = 0 V$		600	650	μА	
·u	Quisocont ouriont	vs temperature, $T_A = -40^{\circ}C$ to $+125^{\circ}C$			870	μΛ	

⁽⁶⁾ The values specified for G > 1 do not include the effects of the external gain-setting resistor, R_G .

Submit Documentation Feedback

Product Folder Links: INA821



7.6 Typical Characteristics: Table of Graphs

at T_A = 25°C, V_S = ±15 V, R_L = 10 k Ω , V_{REF} = 0 V, and G = 1 (unless otherwise noted)

Table 1. Table of Graphs

DESCRIPTION	FIGURE
Typical Distribution of Input Stage Offset Voltage	Figure 1
Typical Distribution of Input Stage Offset Voltage Drift	Figure 2
Typical Distribution of Output Stage Offset Voltage	Figure 3
Typical Distribution of Output Stage Offset Voltage Drift	Figure 4
Input Stage Offset Voltage vs Temperature	Figure 5
Output Stage Offset Voltage vs Temperature	Figure 6
Typical Distribution of Input Bias Current, T _A = 25°C	Figure 7
Typical Distribution of Input Bias Current, T _A = 90°C	Figure 8
Typical Distribution of Input Offset Current	Figure 9
Input Bias Current vs Temperature	Figure 10
Input Offset Current vs Temperature	Figure 11
Typical CMRR Distribution, G = 1	Figure 12
Typical CMRR Distribution, G = 10	Figure 13
CMRR vs Temperature, G = 1	Figure 14
CMRR vs Temperature, G = 10	Figure 15
Input Current vs Input Overvoltage	Figure 16
CMRR vs Frequency (RTI)	Figure 17
CMRR vs Frequency (RTI, 1-kΩ source imbalance)	Figure 18
Positive PSRR vs Frequency (RTI)	Figure 19
Negative PSRR vs Frequency (RTI)	Figure 20
Gain vs Frequency	Figure 21
Voltage Noise Spectral Density vs Frequency (RTI)	Figure 22
Current Noise Spectral Density vs Frequency (RTI)	Figure 23
0.1-Hz to 10-Hz RTI Voltage Noise, G = 1	Figure 24
0.1-Hz to 10-Hz RTI Voltage Noise, G = 1000	Figure 25
0.1-Hz to 10-Hz RTI Current Noise	Figure 26
Typical Distribution of Gain Error, G = 1	Figure 27
Typical Distribution of Gain Error, G = 10	Figure 28
Input Bias Current vs Common-Mode Voltage	Figure 29
Gain Error vs Temperature, G = 1	Figure 30
Gain Error vs Temperature, G = 10	Figure 31
Supply Current vs Temperature	Figure 32
Gain Nonlinearity, G = 1	Figure 33
Gain Nonlinearity, G = 10	Figure 34
Offset Voltage vs Negative Common-Mode Voltage	Figure 35
Offset Voltage vs Positive Common-Mode Voltage	Figure 36
Positive Output Voltage Swing vs Output Current	Figure 37
Negative Output Voltage Swing vs Output Current	Figure 38
Short-Circuit Current vs Temperature	Figure 39
Large-Signal Frequency Response	Figure 40
THD+N vs Frequency	Figure 41
Overshoot vs Capacitive Loads	Figure 42
Small-Signal Response, G = 1	Figure 43
Small-Signal Response, G = 10	Figure 44
Small-Signal Response, G = 100	Figure 45

Submit Documentation Feedback



Typical Characteristics: Table of Graphs (continued)

Table 1. Table of Graphs (continued)


DESCRIPTION	FIGURE
Small-Signal Response, G = 1000	Figure 46
Large-Signal Step Response	Figure 47
Closed-Loop Output Impedance	Figure 48
Differential-Mode EMI Rejection Ratio	Figure 49
Common-Mode EMI Rejection Ratio	Figure 50
Input Common-Mode Voltage vs Output Voltage, G = 1, V _S = 5 V	Figure 51
Input Common-Mode Voltage vs Output Voltage, G = 100, V _S = 5 V	Figure 52
Input Common-Mode Voltage vs Output Voltage, V _S = ±5 V	Figure 53
Input Common-Mode Voltage vs Output Voltage, V _S = ±15 V	Figure 54

Draduat Folder Lieke, INA

TEXAS INSTRUMENTS

7.7 Typical Characteristics

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)





Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)




Figure 7. Typical Distribution of Input Bias Current, $T_A = 25^{\circ} C$




Figure 8. Typical Distribution of Input Bias Current, $T_A = 90^{\circ}C$




Figure 9. Typical Distribution of Input Offset Current




Figure 10. Input Bias Current vs Temperature




Figure 11. Input Offset Current vs Temperature





Figure 12. Typical CMRR Distribution, G = 1


Copyright © 2018–2020, Texas Instruments Incorporated


TEXAS INSTRUMENTS


Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)













Figure 15. CMRR vs Temperature, G = 10

Figure 16. Input Current vs Input Overvoltage






Figure 17. CMRR vs Frequency (RTI)


Figure 18. CMRR vs Frequency (RTI, 1- $k\Omega$ source imbalance)

Submit Documentation Feedback



Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)







Figure 20. Negative PSRR vs Frequency (RTI)







Figure 21. Gain vs Frequency

Figure 22. Voltage Noise Spectral Density vs Frequency (RTI)






Figure 23. Current Noise Spectral Density vs Frequency (RTI)

Figure 24. 0.1-Hz to 10-Hz RTI Voltage Noise, G = 1

Copyright © 2018–2020, Texas Instruments Incorporated

STRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)




Figure 25. 0.1-Hz to 10-Hz RTI Voltage Noise, G = 1000




Figure 26. 0.1-Hz to 10-Hz RTI Current Noise




Figure 27. Typical Distribution of Gain Error, G = 1





Figure 28. Typical Distribution of Gain Error, G = 10






Figure 30. Gain Error vs Temperature, G = 1


Submit Documentation Feedback

100



Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)



Copyright © 2018–2020, Texas Instruments Incorporated

Figure 35. Offset Voltage vs Negative Common-Mode

Voltage

Submit Documentation Feedback


Figure 36. Offset Voltage vs Positive Common-Mode

Voltage

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)







Figure 37. Positive Output Voltage Swing vs Output Current

Figure 38. Negative Output Voltage Swing vs Output Current







Figure 39. Short-Circuit Current vs Temperature

Figure 40. Large-Signal Frequency Response







Figure 42. Overshoot vs Capacitive Loads

Submit Documentation Feedback



Typical Characteristics (continued)


at T_A = 25°C, V_S = ±15 V, R_L = 10 k Ω , V_{REF} = 0 V, and G = 1 (unless otherwise noted)



TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)







Figure 49. Differential-Mode EMI Rejection Ratio

Figure 50. Common-Mode EMI Rejection Ratio







Figure 51. Input Common-Mode Voltage vs Output Voltage

Figure 52. Input Common-Mode Voltage vs Output Voltage






Figure 53. Input Common-Mode Voltage vs Output Voltage

Figure 54. Input Common-Mode Voltage vs Output Voltage

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

The INA821 is a monolithic precision instrumentation amplifier that incorporates a current-feedback input stage and a four-resistor difference amplifier output stage. The functional block diagram in the next section shows how the differential input voltage is buffered by Q_1 and Q_2 and is forced across R_G , which causes a signal current to flow through R_G , R_1 , and R_2 . The output difference amplifier, R_3 , removes the common-mode component of the input signal and refers the output signal to the REF pin. The R_B and voltage drop across R_1 and R_2 produces output voltages on R_1 and R_2 that are approximately 0.8 V lower than the input voltages.

Each input is protected by two field-effect transistors (FETs) that provide a low series resistance under normal signal conditions, and preserve excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 8 mA.

8.2 Functional Block Diagram



as Instruments Incorporated Submit Documentation Feedback

Product Folder Links: INA821



8.3 Feature Description

8.3.1 Setting the Gain

Figure 55 shows that the gain of the INA821 is set by a single external resistor (R_G) connected between the RG pins (pins 1 and 8).




Figure 55. Simplified Diagram of the INA821 With Gain and Output Equations

The value of R_G is selected according to:

$$G = 1 + \frac{49.4 \text{ k}\Omega}{R_G} \tag{1}$$

Table 2 lists several commonly used gains and resistor values. The 49.4- $k\Omega$ term in Equation 1 is a result of the sum of the two internal 24.7- $k\Omega$ feedback resistors. These on-chip resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficients of these resistors are included in the gain accuracy and drift specifications of the INA821. As shown in Figure 55 and explained in more details in the *Layout* section, make sure to connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, that are placed as close to the device as possible.

Table 2. Commonly-Used Gains and Resistor Values

DESIRED GAIN	$R_G\left(\Omega\right)$	NEAREST 1% R _G (Ω)
1	NC	NC
2	49.4 k	49.9 k
5	12.35 k	12.4 k
10	5.489 k	5.49 k
20	2.600 k	2.61 k
50	1.008 k	1 k
100	499	499
200	248	249
500	99	100
1000	49.4	49.9



8.3.1.1 Gain Drift

The stability and temperature drift of the external gain setting resistor (R_G) also affects gain. The contribution of R_G to gain accuracy and drift is determined from Equation 1.

The best gain drift of 5 ppm/°C (maximum) is achieved when the INA821 uses G=1 without R_G connected. In this case, gain drift is limited by the slight mismatch of the temperature coefficient of the integrated 10-k Ω resistors in the differential amplifier (A₃). At gains greater than 1, gain drift increases as a result of the individual drift of the 24.7-k Ω resistors in the feedback of A₁ and A₂ relative to the drift of the external gain resistor (R_G.) The low temperature coefficient of the internal feedback resistors significantly improves the overall temperature stability of applications using gains greater than 1 V/V over alternate options.

Low resistor values required for high gain make wiring resistance an important consideration. Sockets add to the wiring resistance and contribute additional gain error (such as a possible unstable gain error) at gains of approximately 100 or greater. To maintain stability, avoid parasitic capacitance of more than a few picofarads at R_G connections. Careful matching of any parasitics on the R_G pins maintains optimal CMRR over frequency; see Figure 17.

8.3.2 EMI Rejection

Texas Instruments developed a method to accurately measure the immunity of an amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. This method uses an EMI rejection ratio (EMIRR) to quantify the ability of the INA821 to reject EMI. The offset resulting from an input EMI signal is calculated using Equation 2:


$$\Delta V_{OS} = \left(\frac{V_{RF_PEAK}^2}{100 \text{ mV}_P}\right) \cdot 10^{-\left(\frac{EMIRR \text{ (dB)}}{20}\right)}$$

where

V_{RF PEAK} is the peak amplitude of the input EMI signal.

(2)

Figure 56 and Figure 57 show the INA821 EMIRR graph for differential and common-mode EMI rejection across this frequency range. Table 3 lists the EMIRR values for the INA821 at frequencies commonly encountered in real-world applications. Applications listed in Table 3 are centered on or operated near the particular frequency shown. Depending on the end-system requirements, additional EMI filters may be required near the signal inputs of the system. Incorporating known good practices, such as using short traces, low-pass filters, and damping resistors combined with parallel and shielded signal routing, may be required.






Figure 57. Differential-Mode EMIRR Testing




Table 3. INA821 EMIRR for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	DIFFERENTIAL EMIRR	COMMON-MODE EMIRR
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultrahigh-frequency (UHF) applications	60 dB	88 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (up to 1.6 GHz), GSM, aeronautical mobile, UHF applications	58 dB	60 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	66 dB	89 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	73 dB	98 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	99 dB	111 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	83 dB	91 dB

8.3.3 Input Common-Mode Range

The linear input voltage range of the INA821 input circuitry extends within 2 V of power supplies and maintains excellent common-mode rejection throughout this range. The common-mode range for the most common operating conditions are shown in Figure 58 to Figure 61. The common-mode range for other operating conditions is best calculated using the *Common-Mode Input Range Calculator for Instrumentation Amplifiers*.



Submit Documentation Feedback



8.3.4 Input Protection

The inputs of the INA821 device are individually protected for voltages up to ±40 V. For example, a condition of -40 V on one input and +40 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. If the input is overloaded, the protection circuitry limits the input current to a value of approximately 8 mA.




Figure 62. Input Current Path During an Overvoltage Condition

During an input overvoltage condition, current flows through the input protection diodes into the power supplies, as shown in Figure 62. If the power supplies are unable to sink current, then Zener diode clamps (ZD1 and ZD2 in Figure 62) must be placed on the power supplies to provide a current pathway to ground. Figure 63 shows the input current for input voltages from -40 V to +40 V when the INA821 is powered by ±15-V supplies.




Figure 63. Input Current vs Input Overvoltage



8.3.5 Operating Voltage

The INA821 operates over a power-supply range of 4.5 V to 36 V (±2.25 V to ±18 V).

CAUTION

Supply voltages higher than 40 V (±20 V) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in the *Typical Characteristics* section of this data sheet.

8.3.6 Error Sources

Most modern signal-conditioning systems calibrate errors at room temperature. However, calibration of errors that result from a change in temperature is normally difficult and costly. Therefore, minimize these errors by choosing high-precision components, such as the INA821, that have improved specifications in critical areas that impact the precision of the overall system. Figure 64 shows an example application.




Figure 64. Example Application With G = 10 V/V and a 1-V Output Voltage

Resistor-adjustable devices (such as the INA821) show the lowest gain error in G=1 because of the inherently well-matched drift of the internal resistors of the differential amplifier. At gains greater than 1 (for instance, G=10~V/V or G=100~V/V), the gain error becomes a significant error source because of the contribution of the resistor drift of the 24.7-k Ω feedback resistors in conjunction with the external gain resistor. Except for very high gain applications, the gain drift is by far the largest error contributor compared to other drift errors, such as offset drift.

The INA821 offers excellent gain error over temperature for both G>1 and G=1 (no external gain resistor). Table 5 summarizes the major error sources in common INA applications and compares the three cases of G=1 (no external resistor) and G=10 (5.49-k Ω external resistor) and G=100 (499- Ω external resistor). All calculations are assuming an output voltage of $V_{OUT}=1$ V. Thus, the input signal V_{DIFF} (given by $V_{DIFF}=V_{OUT}/G$) exhibits smaller and smaller amplitudes with increasing gain G. In this example, $V_{DIFF}=1$ mV at G=1000. All calculations refer the error to the input for easy comparison and system evaluation. As Table 5 shows, errors generated by the input stage (such as input offset voltage) are more dominant at higher gain, while the effects of output stage are suppressed because they are divided by the gain when referring them back to the input. the gain error and gain drift error are much more significant for gains greater than 1 because of the contribution of the resistor drift of the 24.7-k Ω feedback resistors in conjunction with the external gain resistor. In most applications, static errors (absolute accuracy errors) can readily be removed during calibration in production, while the drift errors are the key factors limiting overall system performance.

Product Folder Links: INA821



Table 4. System Specifications for Error Calculation

QUANTITY	VALUE	UNIT
V _{OUT}	1	V
VCM	10	V
VS	1	V
R _{S+}	1000	Ω
R _{S-}	999	Ω
RG tolerance	0.01	%
RG drift	10	ppm/°C
Temperature range upper limit	105	°C

Table 5. Error Calculation

		INA821 VALUES					
ERROR SOURCE	ERROR CALCULATION	SPECIFICATION	UNIT	G = 1 ERROR (ppm)	G = 100 ERROR (ppm)	G = 1000 ERROR (ppm)	
ABSOLUTE ACCURACY AT 25°C		ı					
Input offset voltage	V _{OSI} / V _{DIFF}	35	μV	35	350	3500	
Output offset voltage	V _{OSO} / (G × V _{DIFF})	300	μV	350	350	350	
Input offset current	I _{OS} × maximum (R _{S+} , R _{S-}) / V _{DIFF}	0.5	nA	1	5	50	
CMRR (min)	V _{CM} / (10 ^{CMRR/20} × V _{DIFF})	92 (G = 1), 112 (G = 10), 132 (G = 100)	dB	251	251	251	
PSRR (min)	$(V_{CC} - V_S)/(10^{PSRR/20} \times V_{DIFF})$	110 (G = 1), 114 (G = 10), 130 (G = 100)	dB	3	20	32	
Gain error from INA (max)	GE(%) × 10 ⁴	0.02 (G = 1), 0.15 (G = 10, 100)	%	200	1500	1500	
Gain error from external resistor RG (max)	$GE(\%) \times 10^4$	0.01	%	100	100	100	
Total absolute accuracy error (ppm) at 25°C, worst case	sum of all errors	_	-	940	2576	5738	
Total absolute accuracy error (ppm) at 25°C, average	rms sum of all errors	_		487	1603	3834	
DRIFT TO 105°C		·					
Gain drift from INA (max)	GTC × (T _A – 25)	5 (G = 1), 35 (G = 10, 100)	ppm/°C	400	2800	2800	
Gain drift from external resistor RG (max)	$GTC \times (T_A - 25)$	10	ppm/°C	800	800	800	
Input offset voltage drift (max)	$(V_{OSI_TC} / V_{DIFF}) \times (T_A - 25)$	0.4	μV/°C	32	320	3200	
Output offset voltage drift	$[V_{OSO_TC} / (~G~\times~V_{DIFF})] \times (T_A - 25)$	5	μV/°C	400	400	400	
Offset current drift	$I_{OS_TC} \times maximum (R_{S+}, R_{S-}) \times (T_A - 25) / V_{DIFF}$	20	pA/°C	2	16	160	
Total drift error to 105°C (ppm), worst case	sum of all errors	_	_	1634	4336	7360	
Total drift error to 105°C (ppm), typical	rms sum of all errors	_	_	980	2957	4348	
RESOLUTION							
Gain nonlinearity		10 (G = 1, 10), 15 (G = 100)	ppm of FS	10	10	15	
Voltage noise (at 1 kHz)	$\sqrt{ BW } \times \sqrt{\left(e_{Nl}^{2} + \left(\frac{e_{NO}}{G}\right)^{2}\right)^{2}} \times \frac{6}{V_{DIFF}}$	e _{NI} = 7, e _{NO} = 65	μV _{PP}	1335	886	3566	
Current noise (at 1kHz)	$I_N \times \text{maximum } (R_{S+}, R_{S-}) \times \sqrt{BW} / V_{DIFF}$	0.13	pA/√Hz	0.4	2	11	
Total resolution error (ppm), worst case	sum of all errors	_	_	1345	896	3581	
Total resolution error (ppm), typical	rms sum of all errors	_	_	1335	886	3566	
TOTAL ERROR							
Total error (ppm), worst case	sum of all errors	_	_	3919	7808	16724	
Total error (ppm), typical	rms sum of all errors	_	_	1726	3478	6806	

Product Folder Links: INA821



8.4 Device Functional Modes

The INA821 has a single functional mode and is operational when the power supply voltage is greater than 4.5 V (± 2.25 V). The maximum power-supply voltage for the INA821 is 36 V (± 18 V).

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Reference Pin

The output voltage of the INA821 is developed with respect to the voltage on the reference pin (REF.) Often in dual-supply operation, REF (pin 6) connects to the low-impedance system ground. In single-supply operation, offsetting the output signal to a precise midsupply level is useful (for example, 2.5 V in a 5-V supply environment). To accomplish this level shift, a voltage source must be connected to the REF pin to level-shift the output so that the INA821 drives a single-supply analog-to-digital converter (ADC).

The voltage source applied to the reference pin must have a low output impedance. As shown in Figure 65, any resistance at the reference pin (R_{REF} in Figure 65) is in series with one of the internal 10-k Ω resistors.




Figure 65. Parasitic Resistance Shown at the Reference Pin



Application Information (continued)

The parasitic resistance at the reference pin (R_{REF}) creates an imbalance in the four resistors of the internal difference amplifier that results in a degraded common-mode rejection ratio (CMRR). Figure 66 shows the degradation in CMRR of the INA821 as a result of the increased resistance at the reference pin. For the best performance, keep the source impedance to the REF pin (R_{REF}) less than 5 Ω .





Figure 66. The Effect of Increasing Resistance at the Reference Pin

Voltage reference devices are an excellent option for providing a low-impedance voltage source for the reference pin. However, if a resistor voltage divider generates a reference voltage, buffer the divider by an op amp, as shown in Figure 67, to avoid CMRR degradation.



Copyright © 2017, Texas Instruments Incorporated

Figure 67. Use an Op Amp to Buffer Reference Voltages



Application Information (continued)

9.1.2 Input Bias Current Return Path

The input impedance of the INA821 is extremely high (approximately 100 G Ω .) However, a path must be provided for the input bias current of both inputs. This input bias current is typically 150 pA. High input impedance means that this input bias current changes little with varying input voltage.

For proper operation, Input circuitry must provide a path for this input bias current. Figure 68 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA821 and the input amplifiers saturate. If the differential source resistance is low, the bias current return path connects to one input (as shown in the thermocouple example in Figure 68). With a higher source impedance, using two equal resistors provides a balanced input with possible advantages of a lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.




Figure 68. Providing an Input Common-Mode Current Path


Product Folder Links: INA821

28



9.2 Typical Application

Figure 69 shows a three-pin programmable-logic controller (PLC) design for the INA821. This PLC reference design accepts inputs of ±10 V or ±20 mA. The output is a single-ended voltage of 2.5 V ±2.3 V (or 200 mV to 4.8 V). Typically, PLCs have these input and output ranges.



Copyright © 2017, Texas Instruments Incorporated

Figure 69. PLC Input (±10 V, 4 mA to 20 mA)

9.2.1 Design Requirements

For this application, the design requirements are as follows:

- 4-mA to 20-mA input with less than 20-Ω burden
- ±20-mA input with less than 20-Ω burden
- ± 10 -V input with impedance of approximately 100 k Ω
- Maximum 4-mA to 20-mA or ±20 mA burden voltage equal to ±0.4 V
- Output range within 0 V to 5 V

9.2.2 Detailed Design Procedure

There are two modes of operation for the circuit shown in Figure 69: current input and voltage input. This design requires $R_1 >> R_2 >> R_3$. Given this relationship, Equation 3 calculates the current input mode transfer function.

$$V_{OUT-I} = V_D \times G + V_{REF} = -(I_{IN} \times R_3) \times G + V_{REF}$$

where

- G represents the gain of the instrumentation amplifier.
- V_D represents the differential voltage at the INA821 inputs.
- V_{REF} is the voltage at the INA821 REF pin.

Equation 4 shows the transfer function for the voltage input mode.

$$V_{\text{OUT-V}} = V_{\text{D}} \times G + V_{\text{REF}} = -\left[V_{\text{IN}} \times \frac{R_2}{R_1 + R_2}\right] \times G + V_{\text{REF}}$$

where

• V_{IN} is the input voltage (4)



Typical Application (continued)

 R_1 sets the input impedance of the voltage input mode. The minimum typical input impedance is 100 k Ω . The R_1 value is 100 k Ω because increasing the R_1 value also increases noise. The value of R_3 must be extremely small compared to R_1 and R_2 . The value of R_3 is 20 Ω because that resistance value is smaller than R_1 and yields an input voltage of ± 400 mV when operating in current mode (± 20 mA).

Use Equation 5 to calculate R_2 if $V_D = \pm 400$ mV, $V_{IN} = \pm 10$ V, and $R_1 = 100$ k Ω .

$$V_{D} = V_{IN} \times \frac{R_{2}}{R_{1} + R_{2}} \rightarrow R_{2} = \frac{R_{1} \times V_{D}}{V_{IN} - V_{D}} = 4.167 \text{ k}\Omega$$
 (5)

The value obtained from Equation 5 is not a standard 0.1% value, so 4.17 k Ω is selected. R₁ and R₂ use 0.1% tolerance resistors to minimize error.

Use Equation 6 to calculate the gain of the instrumentation amplifier.

$$G = \frac{V_{OUT} - V_{REF}}{V_{D}} = \frac{4.8 \text{ V} - 2.5 \text{ V}}{400 \text{ mV}} = 5.75 \frac{\text{V}}{\text{V}}$$
(6)

Equation 7 calculates the gain-setting resistor value using the INA821 gain equation (Equation 1).

$$R_{G} = \frac{49.4 \text{ k}\Omega}{G - 1} = \frac{49.4 \text{ k}\Omega}{5.75 - 1} = 10.4 \text{ k}\Omega \tag{7}$$

Use a standard 0.1% resistor value of 10.5 k Ω for this design.

9.2.3 Application Curves

Figure 70 and Figure 71 show typical characteristic curves for the circuit in Figure 69.




Figure 70. PLC Output Voltage vs Input Voltage




Figure 71. PLC Output Voltage vs Input Current


Submit Documentation Feedback



9.3 Other Application Examples


9.3.1 Resistance Temperature Detector Interface

Figure 72 illustrates a 3-wire interface circuit for resistance temperature detectors (RTDs). The circuit incorporates analog linearization and has an output voltage range from 0 V to 5 V. The linearization technique employed is described in *Analog linearization of resistance temperature detectors* analog application journal. Series and parallel combinations of standard 1% resistor values are used to achieve less than 0.02°C of error over a 200°C temperature span.



Copyright © 2017, Texas Instruments Incorporated

Figure 72. A 3-Wire Interface for RTDs With Analog Linearization






Figure 74. Temperature Error Over Full Temperature Range

Copyright © 2018–2020, Texas Instruments Incorporated



10 Power Supply Recommendations

The nominal performance of the INA821 is specified with a supply voltage of ±15 V and midsupply reference voltage. The device also operates using power supplies from ±2.25 V (4.5 V) to ±18 V (36 V) and non-midsupply reference voltages with excellent performance. Parameters that can vary significantly with operating voltage and reference voltage are shown in the *Typical Characteristics* section.

11 Layout

11.1 Layout Guidelines


Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. Even slight mismatch in parasitic capacitance at the gain setting pins can degrade CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS[®] relays to change the value of R_G, select the component so that the switch capacitance is as small as possible and most importantly so that capacitance mismatch between the RG pins is minimized.
- Noise propagates into analog circuitry through the power pins of the circuit as a whole and of the device. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in
 parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 75, keep R_G close to the pins to minimize parasitic capacitance.
- Keep the traces as short as possible.
- Connect exposed thermal pad to negative supply –V.

Submit Documentation Feedback



11.2 Layout Example






Figure 75. Example Schematic and Associated PCB Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

- SPICE-based analog simulation program TINA-TI software folder
- Common-Mode Input Range Calculator for Instrumentation Amplifiers

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers application note
- Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet
- Texas Instruments, OPAx191 36-V, Low Power, Precision, CMOS, Rail-to-Rail Input/Output, Low Offset Voltage, Low Input Bias Current Op Amp data sheet

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

PhotoMOS is a registered trademark of Panasonic Electric Works Europe AG.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: INA821



www.ti.com 18-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
INA821ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA821	Samples
INA821IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	1X4Q	Samples
INA821IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	1X4Q	Samples
INA821IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA821	Samples
INA821IDRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	INA821	Samples
INA821IDRGT	ACTIVE	SON	DRG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	INA821	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 18-Apr-2023


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-May-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA821IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA821IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA821IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA821IDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA821IDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 17-May-2023




*All dimensions are nominal

7 till dillitoriolorio di o riorininal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA821IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA821IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA821IDR	SOIC	D	8	2500	356.0	356.0	35.0
INA821IDRGR	SON	DRG	8	3000	367.0	367.0	35.0
INA821IDRGT	SON	DRG	8	250	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 17-May-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
INA821ID	D	SOIC	8	75	506.6	8	3940	4.32	

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.






PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated