

SCES181F-DECEMBER 1998-REVISED JUNE 2005

#### FEATURES

- Member of the Texas Instruments Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- DOC<sup>™</sup> (Dynamic Output Control) Circuit **Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed** Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With  $I_{OH}$  and  $I_{OL}$  of ±24 mA at 2.5-V V<sub>CC</sub>

- **Overvoltage-Tolerant Inputs/Outputs Allow** Mixed-Voltage-Mode Data Communications
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

# DESCRIPTION

A Dynamic Output Control (DOC<sup>™</sup>) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>™</sup>) Circuitry Technology and Applications, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 16-bit bus transceiver and register is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74AVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 2 illustrates the four fundamental bus-management functions that can be performed with the SN74AVC16646.

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, EPIC, DOC are trademarks of Texas Instruments.

SCES181F-DECEMBER 1998-REVISED JUNE 2005

### **DESCRIPTION (CONTINUED)**

The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

TEXAS

ISTRUMENTS www.ti.com

When an output function is disabled, the input function still is enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16646 is characterized for operation from -40°C to 85°C.

	r dgv (Top Vi		KAGE
			KAGE 1 IOE 1 CLKBA 1 SBA ] SBA ] GND 1 B1 1 B2 ] V <sub>CC</sub> ] 1B3 ] 1B4 ] 1B5 ] GND ] 1B6 ] 1B7 ] 1B8 ] 2B1 ] 2B2 ] 2B3 ] GND ] 2B4 ] 2B5 ] 2B6
V <sub>CC</sub>	22	35	V <sub>CC</sub>
2A7	23	34	2B7
2A7 [	23	34	2B7
2A8 [	24	33	2B8
GND [	25	32	] GND
2SAB [	26	31	] 2SBA
2CLKAB [	27	30	] 2CLKBA
2DIR [	28	29	] 2 <u>OE</u>

#### **TERMINAL ASSIGNMENTS**

SCES181F-DECEMBER 1998-REVISED JUNE 2005


#### FUNCTION TABLE (EACH 8-BIT TRANSCEIVER/REGISTER)

		INP	UTS			DATA	A I/Os	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	Ŷ	Х	Х	Х	Input	Unspecified <sup>(1)</sup>	Store A, B unspecified <sup>(1)</sup>
Х	Х	Х	$\uparrow$	Х	Х	Unspecified <sup>(1)</sup>	Input	Store B, A unspecified <sup>(1)</sup>
Н	Х	Ŷ	$\uparrow$	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

(1) The data-output functions may be enabled or disabled by various signals at OE and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


SCES181F-DECEMBER 1998-REVISED JUNE 2005







SCES181F-DECEMBER 1998-REVISED JUNE 2005




(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

5

SCES181F-DECEMBER 1998-REVISED JUNE 2005



LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels

SCES181F-DECEMBER 1998-REVISED JUNE 2005

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Voltage range applied to any input/output when the output is in the high-impedance or power	r-off state <sup>(2)</sup>	-0.5	4.6	V
Vo	Voltage range applied to any input/output when the	e output is in the high or low state $^{(2)(3)}$	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or GND			±100	mA
0	De alta sua tha suc al isan a das as (4)	DGG package		64	00 AM
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package		48	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) (4) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

The package thermal impedance is calculated in accordance with JESD 51.

SCES181F-DECEMBER 1998-REVISED JUNE 2005

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	Operating	1.2	3.6	V
		V <sub>CC</sub> = 1.2 V	V <sub>CC</sub>		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$		
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		V <sub>CC</sub> = 1.2 V		GND	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V		0.7	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	3.6	V
V	Output voltage	Active state	0	V <sub>CC</sub>	V
Vo	Oulput voltage	3-state	0	3.6	v
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2	
	Static high lovel output outpat (2)	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	mA
I <sub>OHS</sub>	Static high-level output current <sup>(2)</sup>	$V_{CC}$ = 2.3 V to 2.7 V		-8	ША
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2	
	Static low-level output current <sup>(2)</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	~ ^
I <sub>OLS</sub>		$V_{CC}$ = 2.3 V to 2.7 V		8	mA
		$V_{CC} = 3 V \text{ to } 3.6 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V
Τ <sub>Α</sub>	Operating free-air temperature		-40	85	°C

(1)

All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. Dynamic drive capability is equivalent to standard outputs with  $I_{OH}$  and  $I_{OL}$  of ±24 mA at 3.3-V  $V_{CC}$ . See Figure 1 for  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications, literature number SCEA009. (2)

SCES181F-DECEMBER 1998-REVISED JUNE 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		I <sub>OHS</sub> = −100 μA		1.2 V to 3.6 V	V <sub>CC</sub> - 0.2			
		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05			
V <sub>ОН</sub>		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	$V_{IH} = 2 V$	3 V	2.3			
		I <sub>OLS</sub> = 100 μA		1.2 V to 3.6 V			0.2	
		I <sub>OLS</sub> = 2 mA,	V <sub>IL</sub> = 0.49 V	1.4 V			0.4	
V <sub>OL</sub>		I <sub>OLS</sub> = 4 mA,	$V_{IL} = 0.57 V$	1.65 V			0.45	V
		I <sub>OLS</sub> = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55	
		I <sub>OLS</sub> = 12 mA,	$V_{IL} = 0.8 V$	3 V			0.7	
I <sub>I</sub>	Control inputs	$V_I = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ
I <sub>off</sub>		$V_1 \text{ or } V_0 = 3.6 \text{ V}$		0			±10	μΑ
I <sub>OZ</sub> <sup>(2)</sup>	)	$V_{O} = V_{CC} \text{ or GND},$	$V_I = V_{CC}$	3.6 V			±12.5	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or GND,	$I_{O} = 0$	3.6 V			40	μΑ
	CLK inputo			2.5 V		3		
<u> </u>	CLK inputs			3.3 V		3		~ <b>Г</b>
Ci	Control inputs	$V_1 = V_{CC} \text{ or } GND$		2.5 V		3.5		pF
				3.3 V		3.5		
~	A or B ports			2.5 V		8		pF
C <sub>io</sub>	A of B polits	$V_{O} = V_{CC} \text{ or GND}$		3.3 V		8		рг

 $\begin{array}{ll} \mbox{(1)} & \mbox{Typical values are measured at } T_A = 25^\circ\mbox{C}. \\ \mbox{(2)} & \mbox{For I/O ports, the parameter } I_{OZ} \mbox{ includes the input leakage current.} \end{array}$ 

#### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 through Figure 6)

			V <sub>CC</sub> =	1.2 V	V <sub>CC</sub> = ± 0.7		V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.3		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock freque	ncy						150		250		350	MHz
t <sub>w</sub>	Pulse duration	CLKAB or CLKBA high or low					3.3		2		1.4		ns
t <sub>su</sub>	Setup time	A before CLKAB↑ or B before CLKBA↑	2.1		1.6		1.2		0.9		0.8		ns
t <sub>h</sub>	Hold time	A after CLKAB↑ or B after CLKBA↑	1.3		1		0.8		0.6		0.6		ns

SCES181F-DECEMBER 1998-REVISED JUNE 2005

#### TEXAS INSTRUMENTS www.ti.com

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 through Figure 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = ± 0.7		V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.3		UNIT
	(INFOT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>						150		250		350		MHz
	A or B	B or A	4.2	1.6	4.8	1.5	4.3	1.2	3.1	0.9	2.6	
t <sub>pd</sub>	CLKAB or CLKBA	A or B	5.9	2.2	7.4	1.9	6.1	1.3	4	1	3.3	ns
	SAB or SBA		8.2	2.6	10	2.4	6.3	1.8	5.1	1.5	4	
t <sub>en</sub>	OE	A or B	6.5	2.2	8	1.9	7	1.4	4.6	1.1	4	ns
t <sub>dis</sub>	OE	A or B	6.7	2.6	8	2.6	7.2	1.4	4.3	1.4	4.2	ns
t <sub>en</sub>	DIR	A or B	6.9	2.2	8.7	1.9	7.4	1.4	5	1.1	4.3	ns
t <sub>dis</sub>	DIR	A or B	7.5	2.6	8.7	2.6	7.6	1.4	4.5	1.4	4.3	ns

## **Operating Characteristics**

T<sub>A</sub> = 25°C


	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
~	Dower dissinction consistence	Outputs enabled	C 0 € 10 MU	62	73	120	~ [
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$	25	29	34	р⊦

#### TEXAS INSTRUMENTS www.ti.com

# SN74AVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES181F-DECEMBER 1998-REVISED JUNE 2005

# PARAMETER MEASUREMENT INFORMATION $V_{cc} = 1.2 \text{ V AND } 1.5 \text{ V} \pm 0.1 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 3. Load Circuit and Voltage Waveforms

SCES181F-DECEMBER 1998-REVISED JUNE 2005



# PARAMETER MEASUREMENT INFORMATION $V_{cc} = 1.8 \text{ V} \pm 0.15 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r \le 2$  ns,  $t_f \le 2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 4. Load Circuit and Voltage Waveforms

#### TEXAS INSTRUMENTS www.ti.com

# SN74AVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES181F-DECEMBER 1998-REVISED JUNE 2005



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics:  $PRR \le 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r \le 2$  ns,  $t_f \le 2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 5. Load Circuit and Voltage Waveforms

SCES181F-DECEMBER 1998-REVISED JUNE 2005



# PARAMETER MEASUREMENT INFORMATION $V_{cc} = 3.3 V \pm 0.3 V$



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.

- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 6. Load Circuit and Voltage Waveforms



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC16646DGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA646	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16646DGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

2-Sep-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16646DGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0

# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




# **DGV0056A**



# **PACKAGE OUTLINE**

# **TVSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




# DGV0056A

# **EXAMPLE BOARD LAYOUT**

# TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGV0056A

# **EXAMPLE STENCIL DESIGN**

# TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated