

SP509

Rugged 40Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors

FEATURES

- Ultra Fast 40Mbps Differential Transmission Rates
- Improved ESD Tolerance for Analog I/Os with 15kV HBM
- Internal Transceiver Termination Resistors for V.11/V.35
- · Interface Modes:
 - RS-232 (V.28) EIA-530 (V.10 & V.11) - X.21 (V.11) - EIA-530A (V.10 & V.11)
 - RS-449/V.36 V.35 (V.10 & V.11)
- · Protocols are Software Selectable with 3-Bit Word
- Eight (8) Drivers and Eight (8) Receivers
- V.35 and V.11 Receiver Termination Network Disable Option
- Internal Line or Digital Loopback for Diagnostic Testing
- Adheres to NET1/NET2 and TBR-1/TBR-2 Requirements
- · Easy Flow-Through Pinout
- +5V Only Operation
- Individual Driver and Receiver Enable/Disable Controls
- Operates in either DTE or DCE Mode

Now Available in Lead Free Packaging

Refer to page 7 for pinout

APPLICATIONS

- Router
- Frame Relay
- CSU
- DSU
- PBX
- Secure Communication Terminals

DESCRIPTION

The SP509 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP509 is fabricated using a low power BiCMOS process technology, and incorporates an Exar regulated charge pump allowing +5V only operation. Exar's patented charge pump provides a regulated output of ±5.8V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP509 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than four capacitors used for the internal charge pump. All necessary termination is integrated within the SP509 and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP509 provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP509 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP509 also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination can be switched off using a control pin (TERM_OFF) for monitoring applications. All eight (8) drivers and receivers in the SP509 include separate enable pins for added convenience. The SP509 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

Applicable U.S. Patents-5,306,954; and others patents pending

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

/ _{cc} +7\	V
nput Voltages:	
Logic0.3V to (V _{cc} +0.5V	()
Drivers0.3V to (V _{CC} +0.5V	()
Receivers±15.5	V
Output Voltages:	
Logic0.3V to (V _{cc} +0.5V	()
Drivers±12\	V
Receivers0.3V to (V _{cc} +0.5V	
Storage Temperature65°C to +150°C	
Power Dissipation1520mV	٧
derate 19.0mW/°C above +70°C)	
Package Derating:	
ø _{JA} 52.7 °C/V	٧
ø _{JC} 6.5 °C/V	٧

STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

ELECTRICAL SPECIFICATIONS

 $\rm T_A$ = +25°C and $\rm V_{\rm CC}$ = +4.75V to +5.25V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
LOGIC INPUTS					
V _{IL} V _{IH}	2.0		0.8	Volts Volts	
LOGIC OUTPUTS					
V _{OL} V _{OH}		2.4	0.4	Volts Volts	$I_{OUT} = -3.2 \text{mA}$ $I_{OUT} = 1.0 \text{mA}$
V.28 DRIVER					
DC Parameters					
Open Circuit Voltage Loaded Voltage Short-Circuit Current Power-Off Impedance AC Parameters	±5.0		±15 ±15 ±100	Volts Volts mA Ω	per Figure 1 per Figure 2 per Figure 4, V _{out} =0V per Figure 5 V _{cc} = +5V for AC parameters
Transition Time Instantaneous Slew Rate Propagation Delay			1.5 30	μs V/μs	per Figure 6; +3V to -3V per Figure 3
t _{PHL} Max.Transmission Rate	0.5 0.5 120	1 1 230	5 5	μs μs kbps	
V.28 RECEIVER DC Parameters					
Input Impedance Open-Circuit Bias HIGH Threshold LOW Threshold	3	1.7 1.2	7 +2.0 3.0	kΩ Volts Volts Volts	per Figure 7 per Figure 8
AC Parameters Propagation Delay	0.0	1.2		VOILS	V _{cc} = +5V for AC parameters
t _{PHL}	50 50	100 100	500 500	ns ns	

 T_A = +25°C and V_{CC} = +4.75V to +5.25V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.28 RECEIVER (cont) AC Parameters (cont.) Max.Transmission Rate	120	235		kbps	
V.10 DRIVER DC Parameters					
Open Circuit Voltage Test-Terminated Voltage Short-Circuit Current Power-Off Current AC Parameters	±4.0 0.9V _{oc}		±6.0 ±150 ±100	Volts Volts mA µA	per Figure 9 per Figure 10 per Figure 11 per Figure 12 V _{cc} = +5V for AC parameters
Transition Time Propagation Delay			200	ns	per Figure 13; 10% to 90%
t _{PHL} t _{PLH} Max.Transmission Rate	30 30 120	100 100	500 500	ns ns kbps	
V.10 RECEIVER DC Parameters					
Input Current Input Impedance Sensitivity AC Parameters Propagation Delay the Helbert Service of the Parameter Service o	-3.25 4		+3.25 ±0.3	mA kΩ Volts	per Figures 14 and 15 V _{cc} = +5V for AC parameters
T _{PLH} Max.Transmission Rate	120		50	ns kbps	
V.11 DRIVER DC Parameters					
Open Circuit Voltage Test Terminated Voltage Balance Offset Short-Circuit Current Power-Off Current AC Parameters	±2.0 0.5V _{oc}		±6.0 0.67V _{oc} ±0.4 +3.0 ±150 ±100	Volts Volts Volts Volts Volts mA µA	per Figure 16 per Figure 17 per Figure 17 per Figure 17 per Figure 18 per Figure 19 V _{cc} = +5V for AC parameters
Transition Time Propagation Delay t _{PHL} t _{PLH} Differential Skew		30 30 2	10 50 50 5	ns ns ns ns	per Fig. 21 and 36; 10% to 90% Using C _L = 50pF; per Figures 33 and 36 per Figures 33 and 36 per Figures 33 and 36
(t _{phi} -t _{ph}) Max.Transmission Rate Channel to Channel Skew	40	2		Mbps ns	
V.11 RECEIVER DC Parameters					
Common Mode Range Sensitivity	-7		+7 ±0.2	Volts Volts	


PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
V.11 RECEIVER (cont)					
DC Parameters (cont.)	0.05		.0.05		F: 00 100
Input Current	-3.25		±3.25	mA	per Figure 20 and 22; power on or off
Current w/ 100Ω Termination			±60.75	mA	per Figure 23 and 24
Input Impedance	4			kΩ	
AC Parameters Propagation Delay					V _{cc} = +5V for AC parameters Using C _i = 50pF;
t _{PHI}		30	50	ns	per Figures 33 and 38
t _{PIH}		30	50	ns	per Figures 33 and 38
Skew(t̄ _{PHL} -t _{PLH}) Max.Transmission Rate	40	2	5	ns Mbps	per Figure 33
Channel to Channel Skew	40	2		ns	
V.35 DRIVER					
DC Parameters					
Test Terminated Voltage	±0.44		±0.66	Volts	per Figure 25
Offset			±0.6	Volts	per Figure 25
Output Overshoot Source Impedance	-0.2V _{ST}		+0.2V _{ST}	Volts Ω	per Figure 25; $V_{ST = Steady State value}$ per Figure 27; $Z_S = V_2/V_1 \times 50$
Short-Circuit Impedance	135		165	Ω	per Figure 28
AC Parameters					V _{cc} = +5V for AC parameters
Transition Time		7	20	ns	per Figure 29; 10% to 90%
Propagation Delay					
t _{PHL}		30	50	ns	per Figure 33 and 36; C _L = 20pF per Figure 33 and 36; C _L = 20pF
t _{PLH} Differential Skew		30 2	50 5	ns ns	per Figure 33 and 36; C _L = 20pF
(t _{PHL} -t _{PLH}) Max.Transmission Rate					, 3, 1111 111, 11, 11, 11, 11, 11, 11, 1
Max.Transmission Rate Channel to Channel Skew	40	5		Mbps ns	
V.35 RECEIVER		3		113	
DC Parameters					
O a market site is		. 50	.000	>/	
Sensitivity Source Impedance	90	±50	<u>+</u> 200 110	mV Ω	per Figure 30; $Z_s = V_2/V_1 \times 50\Omega$
Short-Circuit Impedance	135		165	Ω	per Figure 31
AC Parameters					V _{cc} = +5V for AC parameters
Propagation Delay t _{PHL}		30	50	ns	per Figure 33 and 38; C ₁ = 20pF
t _{PIH}		30	50	ns	per Figure 33 and 38; C = 20pF
Skew(t _{PHL} -t _{PLH}) Max.Transmission Rate	40	2	5	ns	per Figure 33; C _L = 20pF
Channel to Channel Skew	40	2		Mbps ns	
TRANSCEIVER LEAKAGE CU	JRRENT	-		-	
Driver Output 3-State Current		500		μA	per Figure 32; Drivers disabled
Rcvr Output 3-State Current		1	10	μA	T_x & R_x disabled, 0.4V - V_o - 2.4V
POWER REQUIREMENTS					
V _{CC} (Shutdown Mode)	4.75	5.00	5.25	Volts	All I values are with \/ = +5\/
I _{cc} (Shutdown Mode) (V.28/RS-232)		1 95		μA mA	All I_{CC} values are with $V_{CC} = +5V$ $f_{IN} = 120$ kbps; Drivers active & loaded
(V.11/RS-422)		230		mA	f _{IN} = 10Mbps; Drivers active & loaded
(EIA-530 & RS-449)		270		mA mA	fin = 10Mbps; Drivers active & loade
(V.35) (EIA-530A)		170 200		mA mA	V.35
		, , ,			IN The contract of the contrac

 $T_A = +25^{\circ}C$ and $V_{CC} = +5.0V$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER DELAY TIME BETWE	EN ACT	IVE MOD	E AND	RI-STATI	E MODE
RS-232/V.28					
t _{PZL} ; Tri-state to Output LOW		0.11	5.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PZH} ; Tri-state to Output HIGH		0.11	2.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.05	2.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PHZ} ; Output HIGH to Tri-state		0.05	2.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
RS-423/V.10		0.07	2.0		C = 100=F Fig. 24.8.40; C. placed
t _{PZL} ; Tri-state to Output LOW		0.07	2.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PZH} , Tri-state to Output HIGH t _{PLZ} , Output LOW to Tri-state		0.05 0.55	2.0	μs μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PHZ} ; Output HIGH to Tri-state		0.12	2.0	μs	$C_1 = 100 \text{pF}$, Fig. 34 & 40; $C_2 = 100 \text{pF}$
RS-422/V.11		***-		μο	
t _{pzi} ; Tri-state to Output LOW		0.04	10.0	μs	C, = 100pF, Fig. 34 & 37; S, closed
t _{PZH} ; Tri-state to Output HIGH		0.05	2.0	μs	C ₁ = 100pF, Fig. 34 & 37; S ₂ closed
t _{n. 7} ; Output LOW to Tri-state		0.03	2.0	μs	C ₁ = 15pF, Fig. 34 & 37; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.11	2.0	μs	C = 15pF, Fig. 34 & 37; S closed
V.35					
t _{P71} ; Tri-state to Output LOW		0.85	10.0	μs	C ₁ = 100pF, Fig. 34 & 37; S ₁ closed
t _{p7H} ; Tri-state to Output HIGH		0.36	2.0	μs	C _L = 100pF, Fig. 34 & 37; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.06	2.0	μs	C _L = 15pF, Fig. 34 & 37; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.05	2.0	μs	C _L = 15pF, Fig. 34 & 37; S ₂ closed
RECEIVER DELAY TIME BET	WEEN A	CTIVE M	ODE AN	ID TRI-ST	ATE MODE
RS-232/V.28					
t _{PZL} ; Tri-state to Output LOW		0.05	2.0	μs	C _L = 100pF, Fig. 35 & 40; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.05	2.0	μs	C _L = 100pF, Fig. 35 & 40; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state t _{PHZ} ; Output HIGH to Tri-state		0.65 0.65	2.0	μs μs	C ₁ = 100pF, Fig. 35 & 40; S ₁ closed C ₁ = 100pF, Fig. 35 & 40; S ₂ closed
_ · · · =		0.00	2.0	μο	100pi , 1 ig. 30 & +0, 0 ₂ 0103eu
RS-423/V.10		0.04	2.0	116	C, = 100pF, Fig. 35 & 40; S, closed
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.04	2.0	μs μs	C ₁ = 100pF, Fig. 35 & 40, S ₁ closed C ₁ = 100pF, Fig. 35 & 40; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.03	2.0	μs	C ₁ = 100pF, Fig. 35 & 40; S ₂ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	C ₁ = 100pF, Fig. 35 & 40; S ₂ closed
LIIE .					

 $\rm T_{\rm A}$ = +25°C and $\rm V_{\rm CC}$ = +5.0V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-422/V.11					
t _{P71} ; Tri-state to Output LOW		0.04	2.0	μs	C ₁ = 100pF, Fig. 35 & 39; S ₁ closed
t _{PZH} ; Tri-state to Output HIGH		0.03	2.0	μs	$C_{L} = 100 \text{pF}, \text{ Fig. } 35 \& 39; S_{2} \text{ closed}$
t _{PLZ} ; Output LOW to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39; S ₂ close
V.35					
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.04	2.0	μs	C _L = 100pF, Fig. 35 & 39; S ₁ closed
t _{PZH} ; Iri-state to Output HIGH		0.03	2.0 2.0	μs	C _L = 100pF, Fig. 35 & 39; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs μs	C _L = 15pF, Fig. 35 & 39; S ₁ closed C ₁ = 15pF, Fig. 35 & 39; S ₂ closed
t _{PHZ} , Output Filori to Til-state		0.03	2.0	μδ	C _L = 13p1, 1 lg. 33 & 39, 3 ₂ closed
TRANSCEIVER TO TRANSCE	IVER SK	ŒW	(per	Figures 32	2, 33, 36, 38)
RS-232 Driver		100		ns	$[(t_{PHI})_{Ty1} - (t_{PHI})_{Typ}]$
		100		ns	$\begin{bmatrix} (t_{PlH})_{Tx1} - (t_{PlH})_{Tx0} \end{bmatrix}$
RS-232 Receiver		20		ns	$\begin{bmatrix} (t_{PHL})_{Rx1} - (t_{PHL})_{Rxn} \end{bmatrix}$
		20		ns	$\begin{bmatrix} (t_{PHL})_{Rx1} - (t_{PHL})_{Rxn} \end{bmatrix}$
RS-422 Driver		2		ns	$[(t_{PHL})_{Tx1} - (t_{PHL})_{Txn}]$
		2		ns	$\begin{bmatrix} (t_{PLH})_{Tx1} - (t_{PLH})_{Txn} \end{bmatrix}$
RS-422 Receiver		2		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$
		3		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$
RS-423 Driver		5		ns	$[(t_{PHL})_{Tx2} - (t_{PHL})_{Txn}]$
		5		ns	$[(t_{PLH})_{Tx2} - (t_{PLH})_{Txn}]$
RS-423 Receiver		5		ns	$[(t_{PHL})_{Rx2} - (t_{PHL})_{Rxn}]$
		5		ns	$[(t_{PHL})_{Rx2} - (t_{PHL})_{Rxn}]$
V.35 Driver		2		ns	$[(t_{PHL})_{Tx1} - (t_{PHL})_{Txn}]$
		2		ns	$[(t_{PLH})_{Tx1} - (t_{PLH})_{Txn}]$
V.35 Receiver		2		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$
		2		ns	$[(t_{PHL})_{Rx1} - (t_{PHL})_{Rxn}]$



Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	VCC	5V Power Supply Input	51	TxC(b)	TxC Non-Inverting Input
2	GND	Signal Ground	52	GND	Signal Ground
3	SDEN	TxD Driver Enable Input	53	TxC(a)	TxC Inverting Input
4	TTEN	TxCE Driver Enable Input	54	CS(b)	CTS Non-Inverting Input
5	STEN	ST Driver Enable Input	55	CS(a)	CTS Inverting Input
6	RSEN	RTS Driver Enable Input	56	DM(b)	DSR Non-Inverting Input
7	TREN	DTR Driver Enable Input	57	DM(a)	DSR Inverting Input
8	RRCEN	DCD Driver Enable Input	58	GNDV10	V.10 Rx Reference Node
9	RLEN	RL Driver Enable Input	59	RRT(b)	DCD _{DTE} Non-Inverting Input
10	LLEN#	LL Driver Enable Input	60	RRT(a)	DCD _{DTE} Inverting Input
11	RDEN#	RxD Receiver Enable Input	61	IC	RI Receiver Input
12	RTEN#	RxC Receiver Enable Input	62	TM(a)	TM Receiver Input
13	TxCEN#	TxC Receiver Enable Input	63	LL(a)	LL Driver Output
14	CSEN#	CTS Receiver Enable Input	64	VCC	Power Supply Input
15	DMEN#	DSR Receiver Enable Input	65	RL(a)	RL Driver Output
16	RRTEN#	DCD _{DTE} Receiver Enable Input	66	VSS1	-2xVCC Charge Pump Output
17	ICEN#	RI Receiver Enable Input	67	C2N	Charge Pump Capacitor
18	TMEN	TM Receiver Enable Input	68	GND	Signal Ground
19	D0	Mode Select Input	69	C1N	Charge Pump Capacitor
20	D1	Mode Select Input	70	C2P	Charge Pump Capacitor
21	D2	Mode Select Input	71	VCC	Power Supply Input
22	TERM OFF	Termination Disable Input	72	C1P	Charge Pump Capacitor
23	D_LATCH#	Decoder Latch Input	73	VDD	2xVCC Charge Pump Output
24	NC	No Connect	74	GND	Signal Ground
25	GND	Signal Ground	75	TR(a)	DTR Inverting Output
26	VCC	5V Power Supply Input	76	NC	No Connect
27	LOOPBACK#	Loopback Mode Enable Input	77	VCC	Power Supply Input
28	TxD	TxD Driver TTL Input	78	TR(b)	DTR Non-Inverting Output
29	TxCE	TxCE Driver TTL Input	79	RRC(b)	DCD Non-Inverting Output
30	ST	ST Driver TTL Input	80	VCC	Power Supply Input
31	RTS	RTS Driver TTL Input	81	RRC(a)	DCD Inverting Output
32	DTR	DTR Driver TTL Input	82	GND	Signal Ground
33	DCD_DCE	DCD _{DCE} Driver TTL Input	83	RS(a)	RTS Inverting Output
34	RL	RL Driver TTL Input	84	VCC	Power Supply Input
35	LL	LL Driver TTL Input	85	RS(b)	RTS Non-Inverting Output
36	RxD	RxD Receiver TTL Output	86	GND	Signal Ground
37	RxC	RxC Receiver TTLOutput	87	ST(a)	ST Inverting Output
38	TxC	TxC Receiver TTL Output	88	VCC	Power Supply Input
39	CTS	CTS Receiver TTL Output	89	V35TGND3	ST Termination Referance
40	DSR	DSR Receiver TTL Output	90	ST(b)	ST Non-Inverting Output
41	DCD_DTE	DCD _{DTE} Receiver TTL Output	91	GND	Signal Ground
42	RI	RI Receiver TTL Output	92	TT(a)	TxCE Inverting Output
43	TM	TM Receiver TTL Output	93	VCC	5V Power Supply Input
44	GND	Signal Ground	94	V35TGND2	ST Termination Referance
45	VCC	Power Supply Input	95	TT(b)	TxCE Non-Inverting Output
46	V35RGND	Reciever Termination Refrence	96	GND	Signal Ground
47	RD(b)	RXD Non-Inverting Input	97	SD(a)	TxD Inverting Output
48	RD(a)	RXD Inverting Input	98	VCC	5V Power Supply Input
49	RT(b)	RxC Non-Inverting Input	99	V35TGND1	ST Termination Referance
50	RT(a)	RxC Inverting Input	100	SD(b)	TxD Non-Inverting Output

SP509 Driver Table

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T₁OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T₁OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T ₂ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T ₂ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T ₃ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T ₃ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)
T ₄ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T ₄ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T ₅ OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T ₅ OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T ₆ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T ₆ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T ₇ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RL
T ₈ OUT(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	LL

Table 1. Driver Mode Selection

SP509 Receiver Table

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal	
MODE (D0, D1, D2)	001	010	011	100	101	110	111		
R ₁ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)	
R₁IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)	
R ₂ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)	
R ₂ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)	
R ₃ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)	
R ₃ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)	
R ₄ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)	
R ₄ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)	
R ₅ IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)	
R ₅ IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)	
R ₆ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)	
R ₆ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	DCD_DTE(b)	
R ₇ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	RI	
R ₈ IN(a)	V.28	V.10	V.28	V.10	V.10	High-Z	High-Z	TM	

Table 2. Receiver Mode Selection




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 2. V.28 Driver Output Loaded Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 10. V.10 Driver Output Test Terminated Volt-




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 12. V.10 Driver Output Power-Off Current




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 20. V.11 Receiver Input Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 22. V.11 Receiver Input IV Graph




Figure 23. V.11 Receiver Input Current w/ Termination




Figure 26. V.35 Driver Output Offset Voltage




Figure 24. V.11 Receiver Input Graph w/ Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 27. V.35 Driver Output Source Impedance




Figure 28. V.35 Driver Output Short-Circuit Impedance




Figure 29. V.35 Driver Output Rise/Fall Time




Figure 30. V.35 Receiver Input Source Impedance




Figure 31. V.35 Receiver Input Short-Circuit Impedance




Figure 32. Driver Output Leakage Current Test





Figure 33. Driver/Receiver Timing Test Circuit








Figure 35. Receiver Timing Test Load Circuit




Figure 36. Driver Propagation Delays




Figure 37. Driver Enable and Disable Times




Figure 38. Receiver Propagation Delays




Figure 39. Receiver Enable and Disable Times




Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 41. Typical V.28 Driver Output Waveform




Figure 42. Typical V.10 Driver Output Waveform




Figure 43. Typical V.11 Driver Output Waveform




Figure 44. Typical V.35 Driver Output Waveform




Figure 45. Typical V.11 Driver Output Waveform




Figure 46. Typical V.35 Driver Output Waveform




Figure 47. Functional Diagram

The SP509 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP509 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A(V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP509 has eight drivers, eight receivers, and Exar's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, failsafe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

THEORY OF OPERATION

The SP509 device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

Drivers

The SP509 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of $\pm 5V$ (with $3k\Omega$ & 2500pF loading), and can operate over 120kbps. Since the SP509 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed $\pm 10V$. The V.28 driver architecture is similar to Exar's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit $V_{\rm OL}$ and $V_{\rm OH}$ measurements of $\pm 4.0 \rm V$ to $\pm 6.0 \rm V$. When terminated with a 450 Ω load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain ±2V differential output levels with a load of 100Ω . The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of ±1.5V differential output levels with a 54Ω load. The strength allows the SP509 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449. EIA-530. EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP509 to operate over 40Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP509 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the V_{OH} and V_{OI} depending on load conditions. This termination network is basically a "Y" configuration consisting of two 51 Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 47. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL and CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500k\Omega$.

Receivers

The SP509 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prear-

ranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 2 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of +15V and can receive signals downs to +3V. The input sensitivity complies with RS-232 and V .28 at +3V. The input impedance is $3k\Omega$ to $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of $10k\Omega$ and a differential threshold of less than ± 200 mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 40Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120Ω connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100Ω , thus complying with the V.11 and RS-422 specifications.

This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 47. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal $5k\Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

CHARGE PUMP

The charge pump is a Exar-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump $V_{\rm pp}$ and $V_{\rm ss}$ outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

 $_V_{\rm SS}$ charge storage ——During this phase of the clock cycle, the positive side of capacitors C₁ and C₂ are initially charged to V_{CC}. C+ is then switched to ground and the charge in C₁- is transferred to C₂-. Since C₂+ is connected to V_{CC}, the voltage potential across capacitor C₂ is now 2_xV_{CC}.

Phase 2

 $-\rm V_{SS}$ transfer —Phase two of the clock connects the negative terminal of $\rm C_2$ to the $\rm V_{SS}$ storage capacitor and the positive terminal of $\rm C_2$ to ground, and transfers the negative generated voltage to $\rm C_3$. This generated voltage is regulated to –5.8V. Simultaneously, the positive side of the capacitor $\rm C_1$ is switched to $\rm V_{CC}$ and the negative side is connected to ground.

Phase 3

 $-{\rm V_{DD}}$ charge storage —The third phase of the clock is identical to the first phase—the charge transferred in ${\rm C_1}$ produces $-{\rm V_{CC}}$ in the negative terminal of ${\rm C_1}$ which is applied to the negative side of the capacitor ${\rm C_2}$. Since ${\rm C_2}$ + is at ${\rm V_{CC}}$, the voltage potential across ${\rm C_2}$ is $2_{\rm v}{\rm V_{CC}}$.

Phase 4

 $-\rm V_{DD}$ transfer —The fourth phase of the clock connects the negative terminal of C₂ to ground, and transfers the generated 5.8V across C₂ to C₄, the V_{DD} storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C₁ is switched to V_{CC} and the negative side is connected to ground, and the cycle begins again.

The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V⁺ and V⁻ are separately generated from V_{CC}; in a no-load condition V⁺ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V⁺ will show a decrease in the magnitude of V⁻ compared to V⁺ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 1µF with a 16V breakdown voltage rating.

TERM OFF FUNCTION

The SP509 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications that are typically found in networking test equipment. The TERM_OFF pin internally contains a pull-down device with an impedance of over $500k\Omega$, which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

LOOPBACK FUNCTION

The SP509 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 48. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

DECODER AND D LATCH FUNCTION

The SP509 contains a D_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP509 accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW.

There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D_LATCH at a logic HIGH, the decoder state of the SP509 will be undefined.

ESD TOLERANCE

The SP509 device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multiprotocol serial transceiver IC's, the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP509 is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP509, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 48. SP509 Loopback Path





Figure 49. SP509 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



ı	Ţ		J
(C)
ı	Γ	Ī	1
	C		1
(Č)
	2	Ž	
		Ī	1
•			
(ī)
(C		
	_	ι	1
	۱		
1	_	_	ĺ
(C		
•		2	,

Spare drivers Quality, Rate enable pins t	8	43	17	42	16	41	15	8	14	36	13	8	12	37	11	8	ō	36	9	2	8	33	7	22	σ	31	v	8	4	29	υ	28	Number	Interface to	
Spare drivers and receivers may be used Quality, Rate Detect, Standby) or may b enable pins for each driver and receiver	TMEN	TM	KEN#	20	RRTEN#	DCD_DTE	DMEN#	DSR	CSEN#	CTS	TxCEN#	TxC	RTEN#	820	RD BU#	R&D	LLEN#	ᆫ	RLEN	콘	RRCEN	DCD_DCE	TREN	DTR	RSEN	RTS	STEM	SI	TIEW	30xI	SDEN	TxD	Pin Mnemonic	Interface to System Logic	SP908 Multip
Spare drivers and receivers may be used for optional signals (Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver		Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit		SPS08 Multiprotocol Configured as DCE
onalsignals (Sign d using individua		TM(A)		κ	RRT(B)	RRT(A)	DM(B)	DM(A)	CS(B)	CS(A)	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		II (A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TR (A)	75(B)	PS (%)	ST(B)	51(%)	TT(B)	Пβ	SD(B)	SD(A)	Pin Mnemonic	Interface to Port	as DCE
<u> </u>		හ		61	99	8	83	57	2	88	SI	ង	45	8	47	48		8		65	8	81	78	75	8	8	8	87	8	8	100	97	Number	o Port	

_																			
Pin assig	V28	V28			V28		V28			V28		V28	V28	V28		V28		V28	
nments	ר	RL			θ		CA			DA		BA	WT	Œ		ÇF		8	
and signa	18	21			20		4			24		2	25	22		8		6	
functio	V.10	01.V		VII	V.11	TLIA	TLIA		TLY	V.11	TLLY	11.7	01.V		TLLY	V.11	VII	V.11	V.11
Pin assignments and signal functions are subject to national or regional variation and	F	몬		CD(B)	CD(A)	CA(B)	CA(A)		DA(B)	DAGAO	BA(B)	BA(A)	IMT		CF(B)	CF(4)	CC(B)	CC(A)	CB(B)
ject to no	18	21		23	20	19	4		11	24	12	2	25		10	8	22	- 6	13
ational o	VJO	V.10		VIII	V.11	TLLY	TLY		VJI	V.II	TLLY	VIII	01.V		TLL	VJI	VII	V.11	V.11
regional	F	몬		TR(B)	TR(A)	RS(B)	RS(A)		TT(B)	ΠŒ	SD(B)	SD(A)	IM		RR(B)	RR(A)	DM(B)	DMGO	(S)(8)
variation	10	14		8	12	25	7		36	17	22	4	18		31	13	29	11	27
ad.	V28	V28			V28		V28		V.35	V.35	V.35	V.35	V28	V28		V28		V28	
	141	140			108		105		113	113	103	103	142	125		109		107	
	_	z			т		0		W	u	S	Р	NN	J		F		Е	
* *						s	K		K	K	K	K							Ψ.

윤윤

티~

Recommended Signals and Port Pin Assignments

Signal Minemo DB-25

88

Ela.-590 Signal Minemo Type nic V.11 BB(A) V.11 BB(B)

7 6 0 20

RD(A)

040 58

V35 V35 V35 V35 V35

888 888 S/S

> 6 1 ¥

통통

피어교

88

DB-25

Signal

Mnemo

DB-37

Signal

Mnemo 충호롱

₹ 2

X21 Signal Minemo

DB-15

۲<u>2</u>8 V28 స్ట 12 28

æ

DΒ 8

DD(A)

™X21 use either X0, not both

| proprietary / non-standard implementations

r BO or

ż ø

1444

	ş
	ģ
	ŝ
	ultij
-	Ψ.
	Q.
	8
	ō
	뽀
	\sim
	0
	3.
	L₹?
	72
	=
	监
	Ж
	Ω
. 1	-

Interface to Section Logic Interface to Fort.																																			
Interface to Connex to Connex to Connex to Connex to SD(A)	8	43	17	£	16	41	15	8	14	36	13	86	12	37	11	84	10	%	9	¥	00	33	7	32	6	31	5	8	4	29	3	28	Number	Pin	Interface to
Interface to P Connector	TMEN	TM	CEP#	22	RRTEN#		DMEN#	DSR	CSEN#	Э	TXCEN#	TxC	RTEN#	8 7	RD BN#	RXD	LLEN#	L	RLEN	₽	RRCEN	DCD_DCE	TREN	DTR	RSEN	RTS	STEN	হ	TEN	TXCE	SDEN	TxD	Pin Mnemonic		System Logic
		Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit		
Nort. Number 99 99 99 99 99 99 99 99 99 99 99 99 99		TMON		ĸ	RRT(B)	RRT(A)	DM(B)	DMGQ	CS(B)	CS(A)	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		LL(A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TR(A)	R5(8)	88	ST(B)	ST(A)	11(8)	П(А)	SD(B)	SD(A)	Pin Mnemonic		Interface to Connec
		ದಿ		61	æ	8	82	57	2	88	SI	හ	49	8	47	8		89		83	κ	81	78	75	85	8	8	87	99	92	100	97	Number		o Port

Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations

‡ EIA-530 uses V111 differential) for DSR (CC) and DTR (CD) signals; EIA-530-A uses single-ended V10 for DSR and DTR and adds R1 signal on pin 22

Spare drivers and receivers may be used for optional signals Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver

Recommended Signals and Port Pin Assignments

						i	į	i								
					z	145	<u>ئ</u>	1.8	IM	V10	25	TM	۷ <u>۱</u> ۷	25	MI	<u>ک</u>
					J	125	V28				22 ‡	RI	V.10	22	Œ	V28
								<u>u</u>	RR(B)	XII	ō	CF(B)	YII			
					-	8	V28	ü	RR(A)	XII	00	CF(A)	Y.II	8	유	V28
		14**	B (B)	<u> </u>				29	DM(B)	XII	22#	CC(B)	ZILV			
GPi 7	H	74.	BCA	<u>×11</u>	_	107	Y28	=	DMG	¥11	o	6000	01/11/10	6	Я	V28
HSK 2	¥10¢	12	Ē	¥11				27	CS(B)	¥11	13	GB(B)	¥11			
GND	<u>م</u>	v	8	¥11	0	8	V28	9	GW2	XII	v	GN SD	VII.	5	8	V28
		J	S(B)	<u>×11</u>	æ	114	735	23	ST(B)	¥31	12	DB (B)	¥31			
		o	S(A)	113	~	114	V35	S	STON	YII	15	DB (A)	II.V	15	08	V28
					×	115	25.7	26	RT(B)	VII	9	DD(B)	¥11			
					<	1115	V.35	00	RT(A)	<u> XII</u>	17	DDUA	¥31	17	8	V28
8 P 8	L	=	R@)	81	-	<u>ş</u>	SEA	24	RD(B)	113	5	BB (B)	KII			
RxD- 5	VJI Ro	4	R(A)	1134	20	104	V:35	6	RD(A)	HIX	w	BB (A)	IIX	υ	88	V28
					_	141	٧28	10	드	VIO	18	匚	VΙO	18	드	V28
					z	148	Y28	14	RL	OUX	21	몬	OUX	21	RL	¥28
	-							g	TRØ)	ΠX	23	CD (B)	ZILLY			
H566 1	V.10 HS				Н	106	V28	12	TR(A)	V.11	20	CD(A)	V.11/10	20	θ	V28
		ŏ	(B)	113				25	73 (8)	1134	19	(8				
		w	CMO	V.11	0	105	V28	7	RS(&)	1134	4	CA(A)	1134	4	CA.	V28
		14**	×(B)	<u>۱۱</u>	×	113	735	æ	T(8)	YII	11	DA(B)	VII			
		744	×	<u> </u>	Г	113	735	17	ΠW	Y.II	24	DAGA	V.11	24	D.A	V28
TxD+ 6	V.11 Tx	9	T(B)	<u>۲</u>	v	<u>s</u>	V35	22	SD(B)	YII	14	BA(B)	YII			
			T(A)			<u>1</u>	V35		SD(A)	VII	2	BA(A)	VII	2	ΒA	
nic Pin(F)	Type r	Pin(M)	Mnemo nic	ady Bagy Bagy	Pin (M)	Mnemo	Type leng√	Pin (M)	Ninemo nic	Type Ispe	DB-25 Pin (M)	Mnemo nic	Type Isngra	Pin(M)	Ninemo nic	odk⊥ Jeubo
\neg		-		_	\neg	:	!		:	!	_		!	,		!
AppleTalk"	Apple		×21			Š			75 44 45			EIA-530		24	RS-232 or V 24	77

** X21 use either B() or X(), not both

	ORDERING	SINFORMATION	
Part Number	Top Mark	Temperature Range	Package Types
SP509CF-L	SP509CFYYWW	0°C to +70°C	100 Lead LQFP

REVISION HISTORY

DATE	REVISION	DESCRIPTION
01/19/05		Legacy Sipex Datasheet.
06/08/10	1.0.0	Convert to Exar Format and change revision to 1.0.0.

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writting, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2010 EXAR Corporation

Datasheet June 2010

Send your Interface technical inquiry with technical details to: uarttechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.