SDAS118C – FEBRUARY 1987 – REVISED JANUARY 1995

- Functionally Similar to AMD's AM29854
- High-Speed Bus Transceiver With Parity Generator/Checker
- Parity-Error Flag With Open-Collector Outputs
- Latch for Storing the Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPs

description

The SN74ALS29854 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is

DW OR NT PACKAGE									
(TOP VIEW)									
OEA	1	υ	24] V _{CC}					
A1 [2		23] B1					
A2 [3		22] B2					
A3 [4		21] B3					
A4 [5		20] B4					
A5 [6		19] B5					
A6 [7		18] B6					
A7 [8		17] B7					
A8 [9		16] B8					
ERR [10		15] PARITY					
CLR [11		14] OEB					
GND [12		13] <u>LE</u>					

generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector ERR flag. ERR can be either passed, sampled, stored, or cleared from the latch using the latch-enable ($\overline{\text{LE}}$) and clear ($\overline{\text{CLR}}$) control inputs. When both $\overline{\text{OEA}}$ and $\overline{\text{OEB}}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74ALS29854 is characterized for operation from 0°C to 70°C.

			NPUTS			OUTPUT AND I/O					
OEB	OEA	CLR	LE	Ai ∑ of Hs	Bi [†] ∑ of Ls	А	В	PARITY	ERR‡	OPERATION	
L	Н	Х	Х	Odd Even	NA	NA	Ā	H L	NA	\overline{A} data to B bus and generate parity	
н	L	Х	L	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity	
Н	L	Н	Н	NA	Х	Х	NA	NA	N-1	Store error flag	
Х	Х	L	Н	Х	Х	Х	NA	NA	Н	Clear error-flag register	
н	Н	H L X X	H H L L	X X L Odd H Even	х	Z	Z	Z	NC H L H	Isolation§	
L	L	Х	Х	Odd Even	NA	NA	Ā	L H	NA	A data to B bus and generate inverted parity	

NA = not applicable, NC = no change, X = don't care


[†] Summation of high-level inputs includes PARITY along with Bi inputs.

[‡]Output states shown assume ERR was previously high.

§ In this mode, ERR, when enabled, shows inverted parity of the A bus.

SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

logic diagram (positive logic)





SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

н OEB L н OEA L Even **Bi + PARITY** Odd Н LE L Н CLR L Н ERR L Sample — ► Pass Store Clear **ERROR-FLAG FUNCTIONS** INTERNAL OUTPUT INPUTS OUTPUT TO DEVICE PRESTATE FUNCTION LE CLR POINT P ERR_{n-1}† ERR L L L L Х Pass Н Н L Х L L Н Х L L Sample Н Н Н Х Х Н Н L Clear L L Н Н Х Store Н Н

error-flag waveforms

[†] ERR_{n-1} represents the state of ERR before any changes at CLR, LE, or point P.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	
Input voltage, V _I	
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995

recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.75	5	5.25	V		
VIH	High-level input voltage		2			V	
VIL	Low-level input voltage				0.8	V	
VOH	High-level output voltage, ERR				5.5	V	
IOH	High-level output current				-24	mA	
IOL	Low-level output current				48	mA	
		LE high	10				
tw	Pulse duration	LE low	10			ns	
		CLR low	10				
		Bi and PARITY	10				
t _{su}	Setup time before $\overline{LE}\downarrow$	15			ns		
t _h	Hold time, Bi and PARITY after $\overline{\text{LE}}\downarrow$					ns	
TA	Operating free-air temperature				70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 4.75 V,	l _l = –18 mA			-1.2	V
∨он		Vcc = 4.75 V	I _{OH} = -15 mA	2.4			V
⊻ОН	All I/Os except ERR	$V_{CC} = 4.75 V$	$I_{OH} = -24 \text{ mA}$	2			v
IOH	ERR	V _{CC} = 4.75 V,	V _{OH} = 5.5 V			0.1	mA
VOL		V _{CC} = 4.75 V,	I _{OL} = 48 mA		0.35	0.5	V
Ц		V _{CC} = 5.25 V,	VI = 5.5 V			0.1	mA
ι _Η ‡		V _{CC} = 5.25 V,	VI = 2.7 V			20	μΑ
. +	Data		VI = 0.4 V			-0.2	~^^
۱ _{IL} ‡	Control	V _{CC} = 5.25 V,	V] = 0.4 V			-0.75	mA
۱0§		V _{CC} = 5.25 V,	$V_{O} = 0$	-75		-250	mA
ICC		V _{CC} = 5.25 V,	All outputs open		70	100	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. [§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC} = 4.75 V \text{ to } 5.25 V,$ $T_A = MIN \text{ to } MAX^{\dagger}$		
		(001901)		MIN MAX		
^t PLH	A or B	A or P	0 50 - 5	8		
^t PHL	AOIB	B or A	C _L = 50 pF	8	ns	
^t PLH	A or B	Der	0. 000 = 5	13	ns	
^t PHL	AOIB	B or A	C _L = 300 pF	13	115	
^t PLH	А		0 50 5	15	ns	
^t PHL	A	PARITY	C _L = 50 pF	18	115	
^t PLH	А		0 000 =5	22		
^t PHL		PARITY	C _L = 300 pF	22	ns	
^t PZH			0 50 - 5	17	ns	
^t PZL	OEA or OEB	A or B	C _L = 50 pF	17		
^t PZH		A	C: 200 pF	23	ns	
^t PZL	OEA or OEB	A or B	C _L = 300 pF	23		
^t PHZ		A at D	0 5 - 5	8	ns	
^t PLZ	OEA or OEB	A or B	C _L = 5 pF	8		
^t PHZ		A ar D	0 50 5	15		
^t PLZ		A or B	C _L = 50 pF	8	ns	
^t PHL	LE	ERR	C _L = 50 pF	12	ns	
^t PLH	CLR	ERR	C _L = 50 pF	12	ns	
^t PLH				17	ns	
^t PHL	OEA	PARITY	C _L = 50 pF	19		
^t PLH				22		
tPHL	OEA	PARITY	C _L = 300 pF	25	ns	
tPLH				20		
^t PHL	Bi/PARITY	ERR	C _L = 50 pF	20	ns	

switching characteristics (see Figure 1)

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS118C - FEBRUARY 1987 - REVISED JANUARY 1995



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

Figure 1. Load Circuits and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ALS29854DW	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS29854DWR	ACTIVE	SOIC	DW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS29854NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ALS29854NT3	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


MECHANICAL DATA

MPDI004 - OCTOBER 1994

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated