

# CY7C1081DV33

# 64-Mbit (4 M × 16) Static RAM

### Features

- High speed □ t<sub>AA</sub> = 12 ns
- Low active power □ I<sub>CC</sub> = 300 mA at 12 ns
- Low complementary metal oxide semiconductor (CMOS) standby power
   I<sub>SB2</sub> = 100 mA
- Operating voltages of 3.3 ± 0.3 V
- 2.0-V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free 48-ball fine ball grid array (FBGA) package


## **Functional Description**

The CY7C1081DV33 is a high-performance CMOS static RAM organized as 4,194,304 words by 16 bits.

To write to the device, tak<u>e</u> Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  <u>HIGH</u>) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>21</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>21</sub>).

To read from the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 9 for a complete description of read and write modes.

The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$ HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), both byte high enable and byte low enable are disabled (BHE, BLE HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and WE LOW).



### Logic Block Diagram



# CY7C1081DV33

# Contents

ide3
ation3
tings4
ange4
Characteristics4
istance4
on Characteristics5
g Characteristics6
aveforms

Ordering Information	10
Ordering Code Definition	10
Package Diagram	
Acronyms	11
Document Conventions	11
Units of Measure	11
Document History Page	12
Sales, Solutions, and Legal Information	12
Worldwide Sales and Design Support	12
Products	12
PSoC Solutions	12



# **Selection Guide**

Description	-12	Unit
Maximum access time	12	ns
Maximum operating current	300	mA
Maximum CMOS standby current	100	mA

# **Pin Configuration**




Figure 1. 48-Ball FBGA (Top View)



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on V <sub>CC</sub> relative to GND $^{[1]}$ –0.5 V to +4.6 V
DC voltage applied to outputs
DC voltage applied to outputs in high-Z state <sup>[1]</sup> 0.5 V to V <sub>CC</sub> + 0.5 V
DC input voltage <sup>[1]</sup> 0.5 V to V <sub>CC</sub> + 0.5 V

Current into outputs (LOW)	20 mA
Static discharge voltage	>2001 V
(MIL-STD-883, Method 3015)	
Latch-up current	>140 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$	12 ns

## **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	-	Unit	
Falameter	Description		Min	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$	2.4	-	V
V <sub>OL</sub>	Output LOW voltage	$V_{CC} = Min, I_{OL} = 8.0 mA$	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW voltage <sup>[1]</sup>		-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_{IN} \leq V_{CC}$	-1	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$ , Output Disabled	-1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC} = Max$ , f = f <sub>max</sub> = 1/t <sub>RC</sub> , I <sub>OUT</sub> = 0 mA CMOS levels	_	300	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$ \begin{aligned} & \text{Max } V_{CC}, \ \overline{CE}_1 \geq V_{IH}, \ CE_2 \leq V_{IL}, \\ & V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \ f = f_{max} \end{aligned} $	_	120	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$ \begin{split} & \text{Max } \text{V}_{\text{CC}}, \ \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \ \text{CE}_2 \leq 0.3 \text{ V}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{ or } \text{V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f} = 0, \end{split} $	-	100	mA

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = 3.3 \text{ V}$	32	pF
C <sub>OUT</sub>	I/O capacitance		40	pF

### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	FBGA	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	55	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		23.04	°C/W

Note

1.  $V_{IL}$  (min) = -2.0 V and  $V_{IH}$ (max) =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.








### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		2	_	-	V
	Data retention current	$\begin{split} & V_{CC} {=} 2V, \overline{CE}_{1} {\geq}V_{CC} {-}0.2V, CE_{2} {\leq}0.2V, \\ & V_{IN} {\geq}V_{CC} {-}0.2V \text{ or }V_{IN} {\leq}0.2V \end{split}$	-	-	100	mA
t <sub>CDR</sub> <sup>[3]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[4]</sup>	Operation recovery time		12	_	-	ns

### Figure 3. Data Retention Waveform



#### Notes

- Valid SRAM operation does not occur until the power supplies reach the minimum operating V<sub>DD</sub> (3.0 V). 100 µs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation begins to include reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0 V) voltage. Tested initially and after any design or process changes that may affect these parameters. 2.
- 3.
- 4. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC</sub>(min)  $\ge$  50 µs or stable at V<sub>CC</sub>(min)  $\ge$  50 µs.



### **AC Switching Characteristics**

Over the Operating Range [5]

Demonstern	Description	-	12	llmit	
Parameter	Description	Min	Max	- Unit	
Read Cycle					
t <sub>power</sub>	V <sub>CC</sub> (typ) to the first access <sup>[6]</sup>	100	-	μS	
t <sub>RC</sub>	Read cycle time	12	-	ns	
t <sub>AA</sub>	Address to data valid	-	12	ns	
t <sub>OHA</sub>	Data hold from address change	3	-	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid	-	12	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	7	ns	
t <sub>LZOE</sub>	OE LOW to low-Z	1	-	ns	
t <sub>HZOE</sub>	OE HIGH to high-Z <sup>[7]</sup>	-	7	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to low-Z <sup>[7]</sup>	3	-	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to high-Z <sup>[7]</sup>	-	7	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[8]</sup>	0	-	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[8]</sup>	-	12	ns	
t <sub>DBE</sub>	Byte enable to data valid	-	7	ns	
t <sub>LZBE</sub>	Byte enable to low-Z	1	-	ns	
t <sub>HZBE</sub>	Byte disable to high-Z	-	7	ns	
Write Cycle <sup>[9, 10]</sup>	·				
t <sub>WC</sub>	Write cycle time	12	-	ns	
t <sub>SCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to write end	9	-	ns	
t <sub>AW</sub>	Address setup to write end	9	-	ns	
t <sub>HA</sub>	Address hold from write end	0	-	ns	
t <sub>SA</sub>	Address setup to write start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	9	-	ns	
t <sub>SD</sub>	Data setup to write end	7	-	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>LZWE</sub>	WE HIGH to low-Z <sup>[7]</sup>	3	-	ns	
t <sub>HZWE</sub>	WE LOW to high-Z <sup>[7]</sup>	_	7	ns	
t <sub>BW</sub>	Byte enable to end of write	9	-	ns	


#### Notes

5. Test conditions are based on signal transition time of 3 ns or less and timing reference levels of 1.5 V and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in part a) of AC Test Loads and Waveforms<sup>[2]</sup>, unless specified otherwise.
6. t<sub>power</sub> is the minimum amount of time that the power supply must be at typical V<sub>CC</sub> values until the first memory access can be performed.
7. t<sub>HZOE</sub>, t<sub>HZEE</sub>, t<sub>HZWE</sub>, t<sub>HZBE</sub> and t<sub>LZOE</sub>, t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>LZBE</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads and Waveforms<sup>[2]</sup>.
8. These parameters are guaranteed by design and are not tested.
9. The internal memory write time is defined by the overlap of WE. CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. Chip enables must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing must be referenced to the leading edge of the signal that terminates the write.
10. The minimum write avela time for Write Ovela 2 (WE controlled OE LOW) is the sum of the set of the sum of the set.

10. The minimum write cycle time for Write Cycle 2 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



### **Switching Waveforms**



#### Notes

t<sub>PU</sub>

50%

V<sub>CC</sub> SUPPLY

CURRENT

- 11. Device is continuously selected. OE, OE<sub>1</sub> = V<sub>IL</sub>, BHE or BHE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>.
   12. WE is HIGH for read cycle.
   13. Address valid before or similar to OE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.
   14. CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other combinations, CE is HIGH.

I<sub>CC</sub>

 $I_{SB}$ 

50%



### Switching Waveforms (continued)





Figure 6. Write Cycle 1 (CE Controlled) <sup>[15, 16, 17]</sup>

Figure 7. Write Cycle 2 (WE Controlled, OE LOW) <sup>[15, 16, 17]</sup>




#### Notes

- 15.  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $CE_2$  such that when  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW. For all other combinations,  $\overline{CE}$  is HIGH. 16. Data I/O is high impedance if  $\overline{OE}$  or  $\overline{BHE}$ ,  $\overline{BLE}$  or both = V<sub>IH</sub>. 17. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high impedance state.



### Switching Waveforms (continued)



# Figure 8. Write Cycle 3 (BLE or BHE Controlled) <sup>[18]</sup>

# **Truth Table**


CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> - I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Power down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High-Z	High-Z	Power down	Standby (I <sub>SB</sub> )
L	Н	L	Н	L	L	Data Out	Data Out	Read all bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Н	Data Out	High-Z	Read lower bits only	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	L	High-Z	Data Out	Read upper bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	L	L	Data In	Data In	Write all bits	Active (I <sub>CC</sub> )
L	Н	Х	L	L	Н	Data In	High-Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	Н	L	High-Z	Data In	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs disabled	Active (I <sub>CC</sub> )



### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1081DV33-12BAXI	001-50044	48-Ball FBGA (8 × 9.5 × 1.4 mm) (Pb-free)	Industrial

### Ordering Code Definition





001-50044 \*C

### Package Diagram

Package : Body Size:

Ball Pitch : Total Thickness :

Mold Thickness :

Ball Diameter :

Mold Flatness :

Coplanarity:

Ball Count :

Stand Off :

Ball Width :

Substrate Thickness :

Package Edge Tolerance :

Ball Offset (Package) :

Edge Ball Center to Center :

Ball Offset (Ball) :

	3 -		, ( ,
		TOP VIEW	BOTTOM VIEW
		PIN A1 CORNER 1 2 3 4 5 6	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Symbol	Common Dimensions		
	FBGA	A	
E	8.00	В	
eE eD	9.50 0.75 0.75	C	
A	1.45 +/- 0.05	D	
м	0.910 Ref.	E	
s	0.21 Ref.	F	TT 000000 F
	0.30	G	000000
A1	0.16-0.26	н	<b>↓</b> ⊕ ○ ○   ○ ⊕ ⊕   H
ь	0.27-0.37		
000	0.150		
bbb	0.200		
ddd	0.080		-B- eE + +
666	0.150		
fff	0.080		
n	48		
E1 D1	3.750 5.250	SIDE VIEW	
NCE M	D-205		

### Figure 9. 48-Ball FBGA (8 x 9.5 x 1.4 mm) (001-50044)

NOTES :

1. JEDEC REFERENCE MO-205

X

2. PACKAGE WEIGHT : 0.2409g

3. DIMENSIONS IN MILLIMETERS

### Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
FBGA	fine ball grid array
I/O	input/output
SRAM	static random access memory
TTL	transistor-transistor logic

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
μΑ	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
pF	picofarad
V	volt
Ω	ohm
W	watt



### **Document History Page**

Document Title: CY7C1081DV33, 64-Mbit (4 M × 16) Static RAM Document Number: 001-53992				
Revision	ECN	Submission Date	Orig. of Change	Description of Change
**	2746867	07/31/2009	VKN/AESA	New datasheet
*A	3100499	12/02/2010	PRAS	Updated Note 14. Changed datasheet status from Preliminary to Final. Updated Package Diagram and Sales, Solutions, and Legal Information. Added Acronyms, Document Conventions and Ordering Code Definition.
*В	3178249	21/02/2011	PRAS	Post to external web
*C	3246293	05/04/2011	PRAS	Modified Figure 44-B all FBGA pin configuration.
*D	3720094	08/22/2012	TAVA	Minor Text edits.

### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-53992 Rev. \*D

Revised August 22, 2012