

SRAM Nonvolatile Controller Unit

Features

- Power monitoring and switching for 3-volt battery-backup applications
- ► Write-protect control
- ► 3-volt primary cell inputs
- Less than 10ns chip-enable propagation delay
- ▶ 5% or 10% supply operation

General Description


The CMOS bq2201 SRAM Nonvolatile Controller Unit provides all necessary functions for converting a standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the $5V V_{CC}$ input for an out-of-tolerance condition. When out of tolerance is detected, a conditioned chip-enable output is forced inactive to write-protect any standard CMOS SRAM.

During a power failure, the external SRAM is switched from the V_{CC} supply to one of two 3V backup supplies. On a subsequent power-up, the SRAM is write-protected until a power-valid condition exists.

The bq2201 is footprint- and timingcompatible with industry standards with the added benefit of a chip-enable propagation delay of less than 10ns.

Pin Connections



Pin Nar	Pin Names								
Vout	Supply output								
$BC_1 - BC_2$	3-volt primary backup cell inputs								
THS	Threshold select input								
$\overline{\mathrm{CE}}$	chip-enable active low input								
$\overline{\rm CE}_{\rm CON}$	Conditioned chip-enable output								
Vcc	+5-volt supply input								
$\mathbf{V}_{\mathbf{SS}}$	Ground								
NC	No Connect								

Functional Description

An external CMOS static RAM can be battery-backed using the V_{OUT} and the conditioned chip-enable output pin from the bq2201. As V_{CC} slews down during a power failure, the conditioned chip-enable output $\overline{\mathrm{CE}_{\mathrm{CON}}}$ is forced inactive independent of the chip-enable input $\overline{\mathrm{CE}}$.

This activity unconditionally write-protects external SRAM as V_{CC} falls to an out-of-tolerance threshold V_{PFD} . V_{PFD} is selected by the threshold select input pin, THS.

If THS is tied to V_{SS} , power-fail detection occurs at 4.62V typical for 5% supply operation. If THS is tied to V_{CC} , power-fail detection occurs at 4.37V typical for 10% supply operation. The THS pin must be tied to V_{SS} or V_{CC} for proper operation.

If a memory access is in process during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time twpr, the \overline{CE}_{CON} output is unconditionally driven high, write-protecting the memory.

As the supply continues to fall past V_{PFD} , an internal switching device forces $\underline{V_{OUT}}$ to one of the two external backup energy sources. \overline{CE}_{CON} is held high by the V_{OUT} energy source.

During power-up, V_{OUT} is switched back to the V_{CC} supply as V_{CC} rises above the backup cell input voltage sourcing V_{OUT} . The \overline{CE}_{CON} output is held inactive for time t_{CER} (120 ms maximum) after the supply has reached V_{PFD} , independent of the \overline{CE} input, to allow for processor stabilization.

During power-valid operation, the \overline{CE} input is fed through to the \overline{CE}_{CON} output with a propagation delay of less than 10ns. Nonvolatility is achieved by hardware hookup, as shown in Figure 1.

Energy Cell Inputs—BC₁, BC₂

Two primary backup energy source inputs are provided on the bq2201. The BC_1 and BC_2 inputs accept a 3V primary battery, typically some type of lithium chemistry. If no primary cell is to be used on either BC_1 or BC_2 , the unused input should be tied to V_{SS} .

If both inputs are used, during power failure the V_{OUT} output is fed only by BC_1 as long as it is greater than 2.5V. If the voltage at BC_1 falls below 2.5V, an internal isolation switch automatically switches V_{OUT} from BC_1 to BC_2 .

To prevent battery drain when there is no valid data to retain, V_{OUT} and \overline{CE}_{CON} are internally isolated from BC_1 and BC_2 by either of the following:

- Initial connection of a battery to BC₁ or BC₂, or
- Presentation of an isolation signal on CE.

A valid isolation signal requires \overline{CE} low as V_{CC} crosses both V_{PFD} and V_{SO} during a power-down. See Figure 2. Between these two points in time, \overline{CE} must be brought to the point of (0.48 to 0.52)* V_{CC} and held for at least 700ns. The isolation signal is invalid if \overline{CE} exceeds 0.54* V_{CC} at any point between V_{CC} crossing V_{PFD} and V_{SO} .

The appropriate battery is connected to V_{OUT} and \overline{CE}_{CON} immediately on subsequent application and removal of V_{CC} .




Figure 2. Battery Isolation Signal




Figure 1. Hardware Hookup (5% Supply Operation)

Symbol	Parameter	Value	Unit	Conditions
V _{CC}	DC voltage applied on V_{CC} relative to $V_{\rm SS}$	-0.3 to 7.0	V	
VT	DC voltage applied on any pin excluding V_{CC} relative to V_{SS}	-0.3 to 7.0	V	$V_T \leq V_{CC} + 0.3$
m		0 to +70	°C	Commercial
T _{OPR}	Operating temperature	-40 to +85	°C	Commercial Industrial "N"
T _{STG}	Storage temperature	-55 to +125	°C	
T _{BIAS}	Temperature under bias	-40 to +85	°C	
TSOLDER	Soldering temperature	260	°C	For 10 seconds
I _{OUT}	V _{OUT} current	200	mA	

Absolute Maximum Ratings

Note: Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
17	Supply voltage	4.75	5.0	5.5	V	$\mathrm{THS} = \mathrm{V}_{\mathrm{SS}}$
V _{CC}	Supply voltage	4.50	5.0	5.5	V	$THS = V_{CC}$
V _{SS}	Supply voltage	0	0	0	V	
V _{IL}	Input low voltage	-0.3	-	0.8	V	
V _{IH}	Input high voltage	2.2	-	V _{CC} + 0.3	V	
$\begin{matrix} V_{BC1},\\ V_{BC2} \end{matrix}$	Backup cell voltage	2.0	-	4.0	V	
THS	Threshold select	-0.3	-	V _{CC} + 0.3	V	

Note: Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 5V$ or V_{BC} .

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
\mathbf{I}_{LI}	Input leakage current	-	-	± 1	μA	$V_{\rm IN}$ = $V_{\rm SS}$ to $V_{\rm CC}$
V _{OH}	Output high voltage	2.4	-	-	V	I _{OH} = -2.0mA
V _{OHB}	V _{OH} , BC supply	V _{BC} - 0.3	-	-	V	$V_{BC} > V_{CC}, I_{OH} = -10 \mu A$
V _{OL}	Output low voltage	-	-	0.4	V	$I_{OL} = 4.0 \text{mA}$
I _{CC}	Operating supply current	-	3	5	mA	No load on V_{OUT} and \overline{CE}_{CON} .
\$7		4.55	4.62	4.75	V	$THS = V_{SS}$
V_{PFD}	Power-fail detect voltage	4.30	4.37	4.50	V	$THS = V_{CC}$
V _{SO}	Supply switch-over voltage	-	V _{BC}	-	V	
I _{CCDR}	Data-retention mode current	-	-	100	nA	V_{OUT} data-retention current to additional memory not included.
\$7	X7 1.	V _{CC} - 0.2	-	-	V	$V_{CC} > V_{BC}$, $I_{OUT} = 100 \text{mA}$
Vout1	V _{OUT} voltage	V _{CC} - 0.3	-	-	V	$V_{CC} > V_{BC}$, $I_{OUT} = 160 \text{mA}$
V _{OUT2}	V _{OUT} voltage	V _{BC} - 0.3	-	-	V	$V_{CC} < V_{BC}$, $I_{OUT} = 100 \mu A$
\$7	Active backup cell	-	V _{BC2}	-	V	$V_{BC1} < 2.5 V$
V_{BC}	voltage	-	V _{BC1}	-	V	$V_{BC1} > 2.5V$
I _{OUT1}	V _{OUT} current	-	-	160	mA	$V_{OUT} > V_{CC} - 0.3V$
I _{OUT2}	V _{OUT} current	-	100	-	μA	$V_{OUT} > V_{BC} - 0.2V$

DC Electrical Characteristics (TA = TOPR, VCC = 5V \pm 10%)

Note: Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5V$ or V_{BC} .

Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

Symbol	Parameter Minim		Typical	Maximum	Unit	Conditions
C _{IN}	Input capacitance	-	-	8	\mathbf{pF}	Input voltage = 0V
COUT	Output capacitance	-	-	10	\mathbf{pF}	Output voltage = 0V

Note: This parameter is sampled and not 100% tested.

AC Test Conditions

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	$5 \mathrm{ns}$
Input and output timing reference levels	1.5V (unless otherwise specified)
Output load (including scope and jig)	See Figure 3





Figure 3. Output Load

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
$t_{\rm PF}$	V_{CC} slew, $4.75V$ to $4.25V$	300	-	-	μs	
$t_{\rm FS}$	V_{CC} slew, 4.25V to $V_{\rm SO}$	10	-	-	μs	
$t_{\rm PU}$	V_{CC} slew, 4.25V to 4.75V	0	-	-	μs	
t _{CED}	Chip-enable propagation delay	-	7	10	ns	
t _{CER}	Chip-enable recovery	40	80	120	ms	Time during which SRAM is write-protected after V_{CC} passes V_{PFD} on power-up.
$t_{\rm WPT}$	T Write-protect time		100	150	μs	Delay after V_{CC} slews down past V_{PFD} before SRAM is write-protected.

Power-Fail Control (TA = TOPR)


Note: Typical values indicate operation at $T_A = 25^{\circ}C$.

Power-Down Timing




Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

Power-Up Timing



TD220103.eps

8-Pin DIP Narrow (PN)





8-Pin DIP Narrow (PN)

	. ,	
Dimension	Minimum	Maximum
А	0.160	0.180
A1	0.015	0.040
В	0.015	0.022
B1	0.055	0.065
С	0.008	0.013
D	0.350	0.380
Е	0.300	0.325
E1	0.230	0.280
е	0.300	0.370
G	0.090	0.110
\mathbf{L}	0.115	0.150
S	0.020	0.040

All dimensions are in inches.

8-Pin SOIC Narrow (SN)






8-Pin SOIC Narrow (SN)

	· · /	
Dimension	Minimum	Maximum
A	0.060	0.070
A1	0.004	0.010
В	0.013	0.020
С	0.007	0.010
D	0.185	0.200
E	0.150	0.160
е	0.045	0.055
Н	0.225	0.245
L	0.015	0.035

All dimensions are in inches.

Oct. 1998 D

S: 16-Pin SOIC



16-Pin S (SOIC)

Dimension	Minimum	Maximum
Α	0.095	0.105
A1	0.004	0.012
В	0.013	0.020
С	0.008	0.013
D	0.400	0.415
E	0.290	0.305
е	0.045	0.055
Н	0.395	0.415
L	0.020	0.040


All dimensions are in inches.

Change No.	Page No.	Description	Nature of Change
1		Added industrial temperature range	
2	1, 3, 4	10% supply operation	Was: THS tied to $V_{\rm OUT}$ Is: THS tied to $V_{\rm CC}$
3	1, 9, 11	Added 16-pin package option	

Data Sheet Revision History

Note: Change 1 = Sept. 1991 B changes from Sept. 1990 A. Change 2 = Aug. 1997 C changes from Sept. 1991 B. Change 3 = Oct. 1998 D changes from Aug. 1997 C.

Ordering Information





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ2201SN-N	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2201 -N	Samples
BQ2201SN-NTR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2201 -N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are n	ominal
-----------------------	--------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2201SN-NTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ2201SN-NTR	SOIC	D	8	2500	367.0	367.0	35.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
BQ2201SN-N	D	SOIC	8	75	506.6	8	3940	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated