


HEXFET[®] Power MOSFET

- Optimized for Logic Level Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- Logic Level Gate Drive
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified *

Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.



V _{DSS}	100V
R _{DS(on)} typ.	3.2mΩ
max.	3.9mΩ
I _D	190A



G	D	S
Gate	Drain	Source

Boos Dorf Number		Standar	d Pack	Ordershie Bert Number
Base Part Number	Package Type	Form	Quantity	Orderable Part Number
AUIRLS4030-7P	D ² Pak 7 Pin	Tube	50	AUIRLS4030-7P
AUIRLS4030-7P	D Pak / Pill	Tape and Reel Left	800	AUIRLS4030-7TRL

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	190	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	130	А
I _{DM}	Pulsed Drain Current ①	750	
P _D @T _C = 25°C	Maximum Power Dissipation	370	W
	Linear Derating Factor	2.5	W/°C
V _{GS}	Gate-to-Source Voltage	± 16	V
E _{AS}	Single Pulse Avalanche Energy (Thermally Limited) 2	320	mJ
I _{AR}	Avalanche Current ①	See Fig.14,15, 22a, 22b	A
E _{AR}	Repetitive Avalanche Energy ④		mJ
dv/dt	Peak Diode Recovery 3	13	V/ns
TJ	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
R _{θJC}	Junction-to-Case ®		0.40	°C/W
$R_{ heta JA}$	Junction-to-Ambient 🗇		40	C/W

HEXFET® is a registered trademark of Infineon.

*Qualification standards can be found at <u>www.infineon.com</u>

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	100			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I_D = 5mA ①
D	Static Drain-to-Source On-Resistance		3.2	3.9		V _{GS} = 10V, I _D = 110A ④
R _{DS(on)}	Static Drain-to-Source On-Resistance		3.3	4.1	mΩ	V _{GS} = 4.5V, I _D = 94A ④
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	V	V _{DS} = V _{GS} , I _D = 250µA
gfs	Forward Trans conductance	250			S	V _{DS} = 25V, I _D = 110A
1	Drain to Course Lookage Current			20		V _{DS} = 100V, V _{GS} = 0V
I _{DSS}	Drain-to-Source Leakage Current			250		V _{DS} = 100V,V _{GS} = 0V,T _J =125°C
1	Gate-to-Source Forward Leakage			100	54	V _{GS} = 16V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V
R _G	Internal Gate Resistance		2.0		Ω	

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Qq	Total Gate Charge	 93	140		I _D = 110A
Q _{gs}	Gate-to-Source Charge	 27			5
Q _{gd}	Gate-to-Drain Charge	 43		nC	V _{DS} = 50V V _{GS} = 4.5V④
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})	 50			
t _{d(on)}	Turn-On Delay Time	 53			V _{DD} = 65V
t _r	Rise Time	 160			I _D = 110A
t _{d(off)}	Turn-Off Delay Time	 110		ns	R _G = 2.7Ω
t _f	Fall Time	 87			V _{GS} = 4.5V④
C _{iss}	Input Capacitance	 11490			V _{GS} = 0V
C _{oss}	Output Capacitance	 680			V _{DS} = 50V
C _{rss}	Reverse Transfer Capacitance	 300		pF	f = 1.0MHz
C _{oss eff.(ER)}	Effective Output Capacitance (Energy Related)	 760			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$
C _{oss eff.(TR)}	Effective Output Capacitance (Time Related)	 1170			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
1.	Continuous Source Current			190		MOSFET symbol
IS	(Body Diode)			190	Α	showing the
	Pulsed Source Current			750	~	integral reverse
ISM	(Body Diode) ①			750		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 110A, V_{GS} = 0V @$
L			53			$T_{J} = 25^{\circ}C$ $V_{DD} = 85V$
ι _{rr}	Reverse Recovery Time		63		ns	<u>T_J = 125°C</u> I _F = 110A,
0	Boverne Besevery Charge		99		nC	<u>T_J = 25°C</u> di/dt = 100A/µs ④
Q _{rr}	Reverse Recovery Charge		155			<u>T」= 125°C</u>
I _{RRM}	Reverse Recovery Current		3.3		Α	$T_{J} = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_{S}+L_{D}$)				


Notes:


0 Repetitive rating; pulse width limited by max. junction temperature.


 $\[\]$ Limited by T_{Jmax}, starting T_J = 25°C, L = 0.05mH, R_G = 25 Ω , I_{AS} = 110A, V_{GS} =10V. Part not recommended for use above this value.

- $\label{eq:ISD} \textcircled{3} \quad I_{SD} \leq 110 \mbox{A}, \ di/dt \leq 1520 \mbox{A}/\mu \mbox{s}, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^{\circ} \mbox{C}.$
- ④ Pulse width \leq 400µs; duty cycle \leq 2%.
- ⑤ Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
- © C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- \circledast R_{θ} is measured at T_J approximately 90°C.
- (9) $R_{\theta JC}$ value shown is at time zero.












Fig 5. Typical Capacitance vs. Drain-to-Source Voltage








Fig. 2 Typical Output Characteristics




















Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage





Fig 12. Maximum Avalanche Energy vs. Drain Current












Fig 14. Avalanche Current vs. Pulse width





Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 18a, 18b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).
 - tav = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$
 - ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} \mathsf{P}_{\mathsf{D}\;(\mathsf{ave})} &= \mathsf{1}/\mathsf{2}\;(\;\mathsf{1.3}\cdot\mathsf{BV}\cdot\mathsf{I}_{\mathsf{av}}) = \Delta\mathsf{T}/\;\mathsf{Z}_{\mathsf{thJC}}\\ \mathsf{I}_{\mathsf{av}} &= \mathsf{2}\Delta\mathsf{T}/\;[\mathsf{1.3}\cdot\mathsf{BV}\cdot\mathsf{Z}_{\mathsf{th}}]\\ \mathsf{E}_{\mathsf{AS}\;(\mathsf{AR})} &= \mathsf{P}_{\mathsf{D}\;(\mathsf{ave})}\cdot\mathsf{t}_{\mathsf{av}} \end{split}$$



3.0 V_{GS(th)}, Gate threshold Voltage (V) 2.5 2.0 1.5 I_D = 250μA I_D = 1.0mA 1.0 1.0A Ъ 0.5 0.0 -75 -50 -25 0 25 50 75 100 125 150 175 T_J, Temperature (°C)

Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt






Fig. 20 - Typical Stored Charge vs. dif/dt

AUIRLS4030-7P










Fig. 19 - Typical Stored Charge vs. dif/dt










Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms







Fig 23b. Switching Time Waveforms








D²Pak - 7 Pin Package Outline (Dimensions are shown in millimeters (inches))





S Y M		N			
В	MILLIM	eters	INC	HES	N O T E S
0 L	MIN.	MAX.	MIN.	MAX.	E S
A	4.06	4.83	.160	.190	
A1	_	0.254	-	.010	
b	0.51	0.99	.020	.036	
b1	0.51	0.89	.020	.032	5
С	0.38	0.74	.015	.029	
с1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	7.42	.270	.292	4
Ε	9.65	10.54	.380	.415	3,4
E1	6.22	8.48	.245	.334	4
е	1.27	BSC	.050	BSC	
Н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	-	1.68	-	.066	4
L2	_	1.78	-	.070	
L3	0.25	BSC	.010	BSC	


NOTES:

- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB. EXCEPT FOR DIMS. E, E1 & D1.

D²Pak - 7 Pin Part Marking Information





D²Pak - 7 Pin Tape and Reel

NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL.
 - 1.1 REEL SIZE 13 INCH DIAMETER.
 - 1.2 EACH REEL CONTAINING 800 DEVICES.
 - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
 - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. $71\!-\!9667.$
 - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
 - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS. REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS. HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.

- 2. LABELLING (REEL AND SHIPPING BAG).
 - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
 - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
 - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
 - 2.4 QUANTITY:
 - 2.5 VENDOR CODE: IR
 - 2.6 LOT CODE:
 - 2.7 DATE CODE:







Qualification Information

		Automotive (per AEC-Q101)				
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		D ² -Pak 7 Pin	MSL1			
	Machine Model	Class M4 (+/- 800V) [†] AEC-Q101-002				
ESD	Human Body Model	Class H3A (+/- 6000V) [†] AEC-Q101-001				
	Charged Device Model	Class C5 (+/- 2000V) [†] AEC-Q101-005				
RoHS Compliant		Yes				

† Highest passing voltage.

Revision History

Date	Comments
03/03/2014	Added "Logic Level Gate Drive" bullet in the features section on page 1
03/03/2014	Updated data sheet with new IR corporate template
Updated package outline and part marking on page 8 & 9	
04/02/2014	 Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6.
11/06/2015	Updated datasheet with corporate template
11/06/2015	Corrected ordering table on page 1.
10/10/2017	Corrected typo error on part marking on page 8.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.