

CPMF-1200-S080B *Z-F^e^T TM* Silicon Carbide MOSFET

N-Channel Enhancement Mode Bare Die

Features

• Industry Leading $R_{DS(on)}$
• High Speed Switching

- High Speed Switching
- Low Capacitances
- Easy to Parallel
- Simple to Drive • Lead-Free
-

Bene昀椀ts

- Higher System Efficiency
• Peduced Cooling Pequirer
- Reduced Cooling Requirements
- Avalanche Ruggedness
• Increase System Switch
- Increase System Switching Frequency

Applications

- Solar Inverters
- **Motor Drives**
- Military and Aerospace

Maximum Ratings

Note:

1. Assumes a thermal resistance junction to case of ≤ 0.4 °C/W.

Package

 V_{DS} = 1200 V

 $R_{DS(on)}$ = 80 mΩ

Q_g $= 90.8 \text{ nC}$

DIE

Electrical Characteristics

Note: 2. The recommended on-state VGS is +20V and the recommended off-state VGS is between 0V and -5V

Reverse Diode Characteristics

Gate Charge Characteristics

Typical Performance

Fig 1. Typical Output Characteristics $T_J = 25$ ^oC

Figure 3. Typical Transfer Characteristics

Fig 2. Typical Output Characteristics $T_1 = 150$ ^oC

Fig 4. Normalized On-Resistance vs. Temperature

Typical Performance

Fig 6. Inductive Switching Energy(Turn-on) vs. Temp Fig 7. Inductive Switching Energy(Turn-off) vs. Temp

Fig 8. Typical Gate Charge Characteristics @ 25°C

Fig 9. Typical Avalanche Waveform

Clamped Inductive Switch Testing Fixture

Fig 10. Switching Waveform Test Circuit

Fig 11. Switching Test Waveform Times

Fig 13. Body Diode Recovery Test

Fig 14. Avalanche Test Circuit Fig 15. Theoretical Avalanche Waveform

Mechanical Parameters

Chip Dimensions

* The levels of environmentally sensitive, persistent biologically toxic (PBT), persistent organic pollutants (POP), or otherwise restricted materials in this product are below the
maximum concentration values (also referr 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment (RoHS), as amended through April 21, 2006.

* The die-on-tape method of delivering these SiC die may be considered a means of temporary storage only. Due to an increase in adhesion over time, die stored for an extended period may affix too strongly to the tape. These die should be stored in a temperature-controlled nitrogen dry box soon after receipt. Cree will further recommend that all die be
removed from tape to a waffle pack, to a si

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body
nor in applications in which failure of the product could lead to death, personal injury o equipment, aircraft navigation or communication or control systems, air traffic control systems, or weapons systems.

Cree, Inc. 4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 Fax: +1.919.313.5451 www.cree.com/power

Copyright © 2011 Cree, Inc. All rights reserved. The information in this document is subject to change without notice. Cree, the Cree logo is a registered trademark of Cree, Inc.

CPMF-1200-S080B Rev. A

7

Applications Information:

The Cree SiC DMOSFET has removed the upper voltage limit of silicon MOSFETs. However, there are some differences in characteristics when compared to what is usually expected with high voltage silicon MOSFETs. These differences need to be carefully addressed to get maximum benefit from the SiC DMOSFET. In general, although the SiC DMOSFET is a superior switch compared to its silicon counterparts, it should not be considered as a direct drop-in replacement in existing applications.

There are two key characteristics that need to be kept in mind when applying the SiC DMOSFETs; modest transconductance and no turn-off tail. The modest transconductance requires that V_{GS} needs to be 20V to optimize performance. This can be seen the Output and Transfer Characteristics shown in Figures 1-3. The modest transconductance also affects the transition where the device behaves as a voltage controlled resistance to where it behaves as a voltage controlled current source as a function of V_{DS} . The result is that the transition occurs over higher values of V_{DS} than is usually experienced with Si MOSFETs and IGBTs. This might affect the operation anti-desaturation circuits, especially if the circuit takes advantage of the device entering the constant current region at low values of forward voltage.

times which indicates that a very low impedance driver is necessary. Lastly, the The modest transconductance needs to be carefully considered in the design of the gate drive circuit. The first obvious requirement is that the gate driver be capable of a 22V (or higher) swing. The recommended on state $V_{\rm cs}$ is +20V and the recommended off state V_{cs} is between 0V to -5V. Please carefully note that although the gate voltage swing is higher than typical silicon MOSFETs and IGBTs, the total gate charge of the SiC DMOSFET is considerably lower. In fact, the product of gate voltage swing and gate charge for the SiC DMOSFET is lower than comparable silicon devices. The gate voltage must have a fast dV/dt to achieve fast switching fidelity of the gate drive pulse must be carefully controlled. The nominal threshold voltage is 2.3V and the device is not fully on (dV_{DS}/dt \approx 0) until the V_{GS} is above 16V. This is a noticeably wider range than what is typically experienced with silicon MOSFETs and IGBTs. The net result of this is that the SiC DMOSFET has a somewhat lower 'noise margin'. Any excessive ringing that is present on the gate drive signal could cause unintentional turn-on or partial turn-off of the device. The gate resistance should be carefully selected to insure that the gate drive pulse is adequately dampened. To first order, the gate circuit can be approximated as a

As shown, minimizing $\mathsf{L}_{\mathsf{loop}}$ minimizes the value of $\mathsf{R}_{\mathsf{loop}}$ needed for critical dampening. Minimizing L_{Loop} also minimizes the rise/fall time. Therefore, it is strongly recommended that the gate drive be located as close to the SiC DMOSFET as possible to minimize L_{loop} . An external resistance of 6.8 Ω was used to characterize this device. Lower values of external gate resistance can be used so long as the gate pulse fidelity is maintained. In the event that no external gate resistance is used, it is suggested that the gate current be checked to indirectly verify that there is no ringing present in the gate circuit. This can be accomplished with a very small current transformer. A recommended setup is a two-stage current transformer as shown below:

The two stage current transformer first stage consists of 10 turns of AWG 30 wire on a small high permeability core. A Ferroxcube 3E27 material is recommended. The second stage is a small wide bandwidth current transformer, such as the Tektronix CT-2. Lastly, a separate source return should be used for the gate drive as shown below:

A significant benefit of the SiC DMOSFET is the elimination of the tail current observed in silicon IGBTs. However, it is very important to note that the current tail does provide a certain degree of parasitic dampening during turn-off. Additional ringing and overshoot is typically observed when silicon IGBTs is replaced with SiC DMOSFETs. The additional voltage overshoot can be high enough to destroy the device. Therefore, it is critical to manage the output interconnection parasitics (and snubbers) to keep the ringing and overshoot from becoming problematic.

ESD RATINGS

