EP5352QI/EP5362QI/EP5382QI 500/600/800mA PowerSoC



Step-Down DC-DC Switching Converter with Integrated Inductor

DESCRIPTION

The Ultra-Low-Profile EP53x2QI product family is targeted to applications where board area and profile are critical. EP53x2QI is a complete power conversion solution requiring only two low cost ceramic MLCC caps. Inductor, MOSFETS, PWM, and compensation are integrated into a tiny 5mm x 4mm x 1.1mm QFN package. The EP53x2QI family is engineered to simplify design and to minimize layout constraints. High switching frequency and internal type III compensation provides superior transient response. With a 1.1 mm profile, the EP53x2QI is perfect for space and height limited applications.

A 3-pin VID output voltage select scheme provides seven pre-programmed output voltages along with an option for external resistor divider. Output voltage can be programmed on-the-fly to provide fast, dynamic voltage scaling.

Intel Enpirion Power Solutions significantly help in system design and productivity by offering greatly simplified board design, layout and manufacturing requirements. In addition, a reduction in the number of components required for the complete power solution helps to enable an overall system cost saving.

All Enpirion products are RoHS compliant and lead-free manufacturing environment compatible.

FEATURES

- Revolutionary integrated inductor
- Very small solution foot print
- Fully RoHS compliant; MSL 3 260°C reflow
- Only two low cost components required
- 5mm x 4mm x1.1mm QFN package
- Wide 2.4V to 5.5V input range
- Less than 1 μA standby current

NOT RECOMMENDED FOR NEW DESIGN

- 4 MHz switching frequency
- Fast transient response
- Very low ripple voltage; 5mV_{p-p} typical
- 3 Pin VID Output Voltage select
- External divider option
- Dynamically adjustable output
- Designed for Low noise/EMI
- Short circuit, UVLO, and thermal protection

APPLICATIONS

- Area constrained applications
- Mobile multimedia, smartphone & PDA
- Mobile and Cellular platforms
- VoIP and Video phones
- Personal Media Players
- FPGA, DSP, IO & Peripheral





Figure 1: Simplified Applications Circuit

PIN FUNCTIONS






Figure 2: EP53x2QI Pin Out Diagram (Top View)

Figure 3. EP53x2QI Pin Out Diagram (Bottom View)

NOTE A: NC pins are not to be electrically connected to each other or to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage.

NOTE B: Black 'dot' on top left is pin 1 indicator on top of the device package.

PIN DESCRIPTIONS

PIN	NAME	TYPE	FUNCTION			
1, 2	VIN	Power	Input voltage pin. Supplies power to the IC. VIN can range from 2.4V to 5.5V.			
3	GND	Ground	Input power ground. Connect this pin to the ground terminal of the input capacitor. Refer to Layout Recommendations for further details.			
4	GND	Ground	Output power ground. The output filter capacitor should be connected to this pin. Refer to Layout Recommendations for further details.			
5, 6, 7	VOUT	Power	Regulated output voltage.			
8- 14	NC	-	These pins should not be electrically connected to each other or to any external signal, voltage, or ground. One or more these pins may be connected internally.			
15	VSENSE	Analog	Sense pin for output voltage regulation. Connect VSENSE to the output voltage rail as close to the terminal of the output filter capacitor as possible.			
16	VFB	Analog	Feedback pin for external divider option. When using the external divider option (VS0=VS1=VS2) connect this pin to the center of the external divider. Set the divider such that VFB= 0.603V.			
17, 18, 19	VS0, VS1, VS2	Analog	Output voltage select. VS0=Pin19, VS1=Pin18, VS2=Pin17. Selects one of the seven preset output voltages or choose external divider by connecting pins to logic high or low. Logic low is defined as $V_{LOW} \leq 0.4V$. Logic high is defined as $V_{HIGH} \geq 1.4V$. any level between these two values is indeterminate. (refer to section on output voltage select for more detail).			
20	ENABLE	Analog	Output enable. Enable = logic high, disable = logic low. Logic low is defined as $V_{LOW} \le 0.2V$. Logic high is defined as $V_{HIGH} \ge 1.4V$. Any level between these two values is determine.			
	Thermal Pad	Power	Thermal pad to remove heat from package. Connect to surface ground pad and PCB internal ground plane.			

ABSOLUTE MAXIMUM RATINGS

CAUTION: Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may impair device life. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Absolute Maximum Pin Ratings

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Supply Voltage	V _{IN}	-0.3	7.0	٧
Voltages on: ENABLE, VSENSE, VSO – VS2		-0.3	VIN+ 0.3	V
Voltages on: VFB		-0.3	2.7	V

Absolute Maximum Thermal Ratings

PARAMETER	CONDITION	MIN	MAX	UNITS
Maximum Operating Junction Temperature	T_{J-ABS}		+150	°C
Storage Temperature Range	T_{STG}	-65	+150	°C
Reflow Peak Body Temperature	(10 Sec) MSL3 JEDEC J-STD-020A		+260	°C

Absolute Maximum ESD Ratings

PARAMETER	CONDITION	MIN	MAX	UNITS
HBM (Human Body Model)		±2000		٧

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	V _{IN}	2.4	5.5	V
Output Voltage Range	V _{OUT}	0.6	V _{IN} -0.45	
Operating Ambient Temperature	T _A	-40	+85	°C
Operating Junction Temperature	TJ	-40	+125	°C

THERMAL CHARACTERISTICS

PARAMETER	SYMBOL	TYPICAL	UNITS
Thermal Shutdown	T _{SD}	150	°C
Thermal Shutdown Hysteresis	T _{SDHYS}	15	°C
Thermal Resistance: Junction to Ambient (0 LFM)	θ_{JA}	65	°C/W
Thermal Resistance: Junction to Case (0 LFM)	θις	15	°C/W

ELECTRICAL CHARACTERISTICS

NOTE: $T_A = 25$ °C unless otherwise noted. Typical values are at VIN = 3.6V.


EP5352QI, EP5362QI: $C_{IN} = 2.2 \mu F$, $C_{OUT} = 10 \mu F$.


EP5382QI: $C_{IN} = 4.7 \mu F$, $C_{OUT} = 10 \mu F$.


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Operating Input Voltage	V _{IN}		2.4		5.5	V
Under Voltage Lockout	V _{UVLO}	VIN going low to high		2.2	2.3	V
UVLO Hysteresis				0.145		V
V _{OUT} Initial Accuracy	V _{OUT}	$2.4V \le V_{IN} \le 5.5V$, $I_{LOAD} = 100mA$, $T_A = 25C$	-2.0		+2.0	%
V _{OUT} Variation for all Causes	V _{оит}	$2.4V \le V_{IN} \le 5.5V$, $I_{LOAD} = 0 - 800mA$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$	-3.0		+3.0	%
Feedback Pin Voltage	V _{FB}	$2.4V \le V_{IN} \le 5.5V$, $I_{LOAD} = 100mA$ VSO=VS1=VS2=1	0.591	0.603	0.615	V
Feedback Pin Input Current	I _{FB}			1		nA
Feedback Pin Voltage	V_{FB}	$2.4V \le V_{IN} \le 5.5V$, $I_{LOAD} = 0-800mA$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ VSO=VS1=VS2=1	0.585	0.603	0.621	V
Dynamic Voltage Slew Rate	V _{slew}			3		V/mS
		EP5352QI	500			
Continuous Output Current	I _{OUT}	EP5362QI	600			mA
		EP5382QI	800			
Shut-Down Current	I _{SD}	Enable = Low		0.75		μΑ
Quiescent Current		No switching		800		μΑ
PFET OCP Threshold	Ішм	$2.4V \le V_{IN} \le 5.5V$, $0.6V \le V_{OUT} \le V_{IN} - 0.6V$	1.4	2		А
VS0-VS1 Voltage Threshold		Pin = Low Pin = High	0.0		0.4 V _{IN}	V


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VS0-VS2, Pin Input Current	I _{VSX}			1		nA
Enable Voltage Threshold		Logic Low Logic High	0.0 1.4		0.2 V _{IN}	V
Enable Pin Input Current	I _{EN}	V _{IN} = 3.6V		2		μА
Operating Frequency	Fosc			4		MHz
PFET On Resistance	R _{DS(ON)}			340		mΩ
NFET On Resistance	R _{DS(ON)}			270		mΩ
Internal Inductor DCR				0.11		Ω
Soft-Start Slew Rate	V _{SS}	VID programming mode	1.95	3	4.05	V/mS
VOUT Rise Time	T _{SS}	VFB programming mode	1.56	2.4	3.24	mS


TYPICAL PERFORMANCE CURVES















TYPICAL PERFORMANCE CURVES (CONTINUED)



FUNCTIONAL BLOCK DIAGRAM




Figure 4: Functional Block Diagram

FUNCTIONAL DESCRIPTION

Functional Overview

The EP53x2QI family is a complete DC-DC converter solution requiring only two low cost MLCC capacitors. MOSFET switches, PWM controller, Gate-drive, compensation, and inductor are integrated into the tiny 5mm x 4mm x 1.1mm package to provide the smallest footprint possible while maintaining high efficiency and high performance. The converter uses voltage mode control to provide the simplest implementation and high noise immunity. The device operates at a 4 MHz switching frequency. The high switching frequency allows for a wide control loop bandwidth providing excellent transient performance. The 4 MHz switching frequency enables the use of very small components making possible this unprecedented level of integration.

Intel Enpirion's proprietary power MOSFET technology provides very low switching loss at frequencies of 4 MHz and higher, allowing for the use of very small internal components, and very wide control loop bandwidth. Unique magnetic design allows for integration of the inductor into the very low profile 1.1mm package. Integration of the inductor virtually eliminates the design/layout issues normally associated with switch-mode DC-DC converters. All of this enables much easier and faster integration into various applications to meet demanding EMI requirements.

Output voltage is chosen from seven preset values via a three pin VID voltage select scheme. An external divider option enables the selection of any voltage in the 0.6V to V_{IN} - $V_{dropout}$. This reduces the number of components that must be qualified and reduces inventory problems. The VID pins can be toggled on the fly to implement glitch free dynamic voltage scaling.

Protection features include under-voltage lock-out (UVLO), over-current protection (OCP), short circuit protection, and thermal overload protection.

Integrated Inductor

Intel Enpirion has introduced the world's first product family featuring integrated inductors. The EP53x2QI family utilizes a low loss, planar construction inductor. The use of an internal inductor localizes the noises associated with the output loop currents. The inherent shielding and compact construction of the integrated inductor reduces the radiated noise that couples into the traces of the circuit board. Further, the package layout is optimized to reduce the electrical path length for the AC ripple currents that are a major source of radiated emissions from DC-DC converters. The integrated inductor significantly reduces parasitic effects that can harm loop stability, and makes layout very simple.

Soft Start

Internal soft start circuits limit in-rush current when the device starts up from a power down condition or when the "ENABLE" pin is asserted "high". Digital control circuitry limits the V_{OUT} ramp rate to levels that are safe for the Power MOSFETS and the integrated inductor.

The EP53x2QI have two soft start operating modes. When VOUT is programmed using a preset voltage in VID mode, the device has a constant slew rate. When the EP53x2QI is configured in external resistor divider mode, the device has a constant VOUT ramp time. Output voltage slew rate and ramp time is given in the Electrical Characteristics Table.

Excess bulk capacitance on the output of the device can cause an over-current condition at startup. Maximum allowable output capacitance depends on the device's minimum current limit, the output current at startup, the minimum soft-start time and the output voltage (all are listed in the Electrical Characteristics Table).

The total maximum capacitance on the output rail is estimated by the equation below:

 $C_{OUT_MAX} = 0.7*(I_{LIMIT} - I_{OUT}) * t_{SS} / V_{OUT}$

 C_{OUT_MAX} = maximum allowable output capacitance I_{LIMIT} = DC current limit with margin = 1.4A I_{OUT} = output current at startup V_{OUT} = output voltage 0.7 =margin factor $t_{SS(VFB)}$ = min soft-start time = 1.56ms \leftarrow External feedback setting $t_{SS(VID)}$ = V_{OUT} [V] / 4.05 [V/ms] \leftarrow VID setting

The soft-start time in VID setting is different than External Feedback (VFB) setting, so be sure to use the correct value when calculating the maximum allowable output capacitance.

Over Current/Short Circuit Protection

The current limit function is achieved by sensing the current flowing through a sense P-MOSFET which is compared to a reference current. When this level is exceeded the P-FET is turned off and the N-FET is turned on, pulling V_{OUT} low. This condition is maintained for a period of 1mS and then a normal soft start is initiated. If the over current condition still persists, this cycle will repeat in a "hiccup" mode.

Under Voltage Lockout

During initial power up an under voltage lockout circuit will hold-off the switching circuitry until the input voltage reaches a sufficient level to insure proper operation. If the voltage drops below the UVLO threshold the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states.

Enable

The ENABLE pin provides a means to shut down the converter or enable normal operation. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter into normal operation. In shutdown mode, the device quiescent current will be less than $1\mu A$. The ENABLE pin must not be left floating.

Thermal Shutdown

When excessive power is dissipated in the chip, the junction temperature rises. Once the junction temperature exceeds the thermal shutdown temperature the thermal shutdown circuit turns off the converter output voltage thus allowing the device to cool. When the junction temperature decreases by 15°C, the device will go through the normal startup process.

Output Voltage Select

To provide the highest degree of flexibility in choosing output voltage, the EP53x2QI family uses a 3 pin VID, or Voltage ID, output voltage select arrangement. This allows the designer to choose one of seven preset voltages, or to use an external voltage divider. Internally, the output of the VID multiplexer sets the value for the voltage reference DAC, which in turn is connected to the non-inverting input of the error amplifier. This allows the use of a single feedback divider with constant loop gain and optimum compensation, independent of the output voltage selected.

Table 1 shows the various VSO-VS2 pin logic states and the associated output voltage levels. A logic "1" indicates a connection to V_{IN} or to a "high" logic voltage level. A logic "0" indicates a connection to ground or to a "low" logic voltage level. These pins can be either hardwired to V_{IN} or GND or alternatively can be driven by standard logic levels. These pins must not be left floating.

VS2	VS1	VS0	V _{OUT}
0	0	0	3.3V
0	0	1	2.5V
0	1	0	2.8V
0	1	1	1.2V
1	0	0	3.0V
1	0	1	1.8V
1	1	0	2.7V
1	1	1	External

Table 1. Voltage select settings

External Voltage Divider

As described above, the external voltage divider option is chosen by connecting the VS0, VS1, and VS2 pins to V_{IN} or logic "high". The EP53x2QI uses a separate feedback pin, V_{FB} , when using the external divider. VSENSE must be connected to V_{OUT} as indicated in Figure 5.




Figure 5. External Divider

The output voltage is selected by the following formula:

$$V_{OUT} = 0.603V \left(1 + \frac{Ra}{Rb}\right)$$

 R_a must be chosen as $200 \text{K}\Omega$ to maintain loop gain. Then R_b is given as:

$$R_b = \frac{1.2x10^5}{V_{OUT} - 0.603} \Omega$$

Dynamically Adjustable Output

The EP53x2QI are designed to allow for dynamic switching between the predefined VID voltage levels. The inter-voltage slew rate is optimized to prevent excess undershoot or overshoot as the output voltage levels transition. The slew rate is identical to the soft-start slew rate of 3V/mS.

Dynamic transitioning between internal VID settings and the external divider is not allowed.

Power-Up/Down Sequencing

During power-up, ENABLE should not be asserted before VIN. During power down, the VIN should not be powered down before the ENABLE. Tying PVIN and ENABLE together during power-up meets this requirement.

Pre-Bias Start-up

The EP53x2QI does not support startup into a pre-biased condition. Be sure the output capacitors are not charged or the output of the EP53x2QI is not pre-biased when the EP53x2QI is first enabled.

Input and Output Capacitors

The input capacitance requirement is as follows:

EP5352QI, EP5362QI = $2.2\mu F$

 $EP5382QI = 4.7\mu F$

Intel Enpirion recommends that a low ESR MLCC capacitor be used. The input capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and with temperature, and are not suitable for switch-mode DC-DC converter input and output filter applications.

The output capacitance requirement is a minimum of $10\mu F$. The control loop is designed to be stable with up to $60\mu F$ of total output capacitance without requiring modification of the control loop. Capacitance above the $10\mu F$ minimum should be added if the transient performance is not sufficient using the $10\mu F$. Intel Enpirion recommends a low ESR MLCC type capacitor be used. The output capacitor must use a X5R or X7R or equivalent dielectric formulation. Y5V or equivalent dielectric formulations lose capacitance with frequency, bias, and temperature and are not suitable for switch-mode DC-DC converter input and output filter applications.

Cin Manufacturer	Part #	Value	WVDC	Case Size	Cin Manufacturer	Part #	Value	WVDC	Case Size
Murata	GRM21BR71A225KA01L	2.2uF	10V	0805	Murata	GRM219R61A475KE19D	4.7uF	10V	0805
	GRM31MR71A225KA01L			1206		GRM319R61A475KA01D			1206
	GRM21BR70J225KA01L		6.3V	0805		GRM219R60J475KE01D		6.3V	0805
	0.42.2.4.00220.0.0.2		0.01	0000		GRM31MR60J475KA01L			1206
Panasonic	ECJ-2FB1A225K		10V	0805					
	ECJ-3YB1A225K			1206	Panasonic	ECJ-2FB1A475K		10V	0805
	ECJ-2YB0J225K		6.3V	0805		ECJ-3YB1A475K			1206
	200 2 1 20022010		0.01	0000		ECJ-2FB0J475K		6.3V	0805
Taiyo Yuden	LMK107BJ225KA-T		10V	0603		ECJ-3YB0J475K			1206
	LMK212BJ225KG-T			0805	Taiyo Yuden	LMK212BJ475KG-T		10V	0805
					,	LMK316BJ475KD-T			1206
						JMK212BJ475KD-T		6.3V	0805

Cout				
Manufacturer	Part #	Value	WVDC	Case Size
Murata	GRM219R60J106KE19D	10uF	6.3V	0805
	GRM319R60J106KE01D			1206
Panasonic	ECJ-2FB0J106K		6.3V	0805
	ECJ-3YB0J106K		0.01	1206
Taiyo Yuden	JMK212BJ106KD-T		6.3V	0805
· , - ·	JMK316BJ106KF-T			1206

LAYOUT RECOMMENDATIONS

Recommendation 1: Input and output filter capacitors should be placed as close to the EP53x2QI package as possible to reduce EMI from input and output loop AC currents. This reduces the physical area of the Input and Output AC current loops.

Recommendation 2: DO NOT connect GND pins 3 and 4 together. Pin 3 should be used for the Input capacitor local ground and pin 4 should be used for the output capacitor ground. The ground pad for the input and output filter capacitors should be isolated ground islands and should be connected to system ground as indicated in recommendation 3 and recommendation 5.

Recommendation 3: Multiple small vias (0.25mm after copper plating) should be used to connect ground terminals of the Input capacitor and the output capacitor to the system ground plane. This provides a low inductance path for the high-frequency AC currents, thereby reducing ripple and suppressing EMI (see Fig. 5, Fig. 6, and Fig. 7).

Recommendation 4: The large thermal pad underneath the component must be connected to the system ground plane through as many thermal vias as possible. The vias should use 0.33mm drill size with minimum one ounce copper plating (0.035mm plating thickness). This provides the path for heat dissipation from the converter.

Recommendation 5: The system ground plane referred to in recommendations 3 and 4 should be the first layer immediately below the surface layer (PCB layer 2). This ground plane should be continuous and uninterrupted below the converter and the input and output capacitors that carry large AC currents. If it is not possible to make PCB layer 2 a continuous ground plane, an uninterrupted ground "island" should be created on PCB layer 2 immediately underneath the EP53x2QI and its input and output capacitors. The vias that connect the input and output capacitor grounds, and the thermal pad to the ground island, should continue through to the PCB GND layer as well.

Recommendation 6: As with any switch-mode DC-DC converter, do not run sensitive signal or control lines underneath the converter package.

Figure 6 shows an example schematic for the EP53x2QI using the internal voltage select. In this example, the device is set to a V_{OUT} of 1.2V (VS2=0, VS1=1, VS0=1).




Figure 6. Example application, Vout=1.2V

Figure 7 shows an example schematic using an external voltage divider. VS0=VS1=VS2= "1". The resistor values are chosen to give an output voltage of 2.6V.




Figure 7. Schematic showing the use of external divider option, Vout = 2.6V

Figure 8 shows two example board layouts. Note the placement of the input and output capacitors. They are placed close to the device to minimize the physical area of the AC current loops. Note the placement of the vias per recommendation 3.




Figure 8. Example layout showing PCB top layer, as well as demonstrating use of vias from input, output filter capacitor local grounds, and thermal pad, to PCB system ground

RECOMMENDED PCB FOOTPRINT

Intel Enpirion has developed a break-through in package technology that utilizes the lead frame as part of the electrical circuit. The lead frame offers many advantages in thermal performance, in reduced electrical lead resistance, and in overall foot print. However, it does require some special considerations.

As part of the package assembly process, lead frame construction requires that for mechanical support, some of the lead-frame metal be exposed at the point where wire-bond or internal passives are attached. This results in several small pads being exposed on the bottom of the package.

Only the large thermal pad and the perimeter pads are to be mechanically or electrically connected to the PC board. The PCB top layer under the EP53x2QI should be clear of any metal except for the large thermal pad. The "grayed-out" area in Figure 9 represents the area that should be clear of any metal (traces, vias, or planes), on the top layer of the PCB.

NOTE: Clearance between the various exposed metal pads, the thermal ground pad, and the perimeter pins, meets or exceeds JEDEC requirements for lead frame package construction (JEDEC MO-220, Issue J, Date May 2005). The separation between the large thermal pad and the nearest adjacent metal pad or pin is a minimum of 0.20mm, including tolerances. This is shown in Figure 10.





Figure 9. Exposed metal and mechanical dimensions of the package . The gray area represents the bottom metal no-connect area. This area should be clear of any traces, planes, or vias, on the top layer of the PCB



JEDEC minimum separation = 0.20

Figure 10. Exposed pad clearances; Intel Enpirion lead frame package complies with JEDEC requirements




Figure 11. Recommended PCB Solder Mask Openings

PACKAGE DIMENSIONS




Figure 12: EP53x2QI Package Dimensions (Bottom View)

Packing and Marking Information: https://www.intel.com/content/www/us/en/programmable/support/quality-and-reliability/packing.html

REVISION HISTORY

Rev	Date	Change(s)
1	Sep, 2018	 Changed datasheet into Intel format. Updated the package drawing. Updated just Cout description
		Updated NRND indication

WHERE TO GET MORE INFORMATION

For more information about Intel® and Enpirion® PowerSoCs, visit:

www.Intel.com/enpirion

© 2017 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS, and STRATIX words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Other marks and brands may be claimed as the property of others. Intel reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

* Other marks and brands may be claimed as the property of others.