

#### Features


- ♦ < 0.7ps<sub>RMS</sub> (typ) from 12kHz to 20MHz Jitter
- LVDS or LVPECL Output Types
- ♦ 3.3V Operating Voltage
- 5.0mm x 3.2mm x 1.49mm, 10-Pin LCCC Ceramic Package
- ♦ -40°C to +85°C Operating Temperature Range
- Lead-Free/RoHS Compliant

#### **\_Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS4266D+	-40°C to +85°C	10 LCCC
DS4266P+	-40°C to +85°C	10 LCCC

+Denotes a lead(Pb)-free/RoHS-compliant package. The lead finish is JESD97 category e4 (Au over Ni) and is compatible with both lead-based and lead-free soldering processes.

Pin Configuration and Selector Guide appear at end of data sheet.



### **General Description**

The DS4266 surface-mount ceramic crystal oscillator is part of Maxim's DS4-XO crystal oscillator product family. The DS4266 is a 266MHz crystal oscillator designed to support high-performance DDR memory applications that require a stable, low-jitter, and tight duty-cycle clock source. The device provides an overall accuracy and stability better than ±50ppm, including aging. Jitter performance is better than 0.7psRMS typically over a 12kHz to 20MHz bandwidth, and duty-cycle performance is better than 48%/52%.

The DS4266 has an output frequency of 266MHz, and it supports LVDS and LVPECL output types. The DS4266 is constructed using a fundamental crystal in conjunction with high-performance silicon germanium PLL technology, enabling very low phase noise and phase jitter performance. The device operates from a  $3.3V \pm 5\%$  power supply and consumes a maximum current of 100mA.

The DS4266 is packaged in a miniature 5mm x 3.2mm x 1.49mm, 10-lead LCCC ceramic package, making it suitable for applications where board space is critical.

#### **Applications**

DDR Memory Clock Source

#### **Typical Operating Circuits**

#### ///XI/// \_\_\_

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### **ABSOLUTE MAXIMUM RATINGS**

Power-Supply Voltage (V <sub>CC</sub> )	0.3V, +4V
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C

Storage Temperature Range ......55°C to +85°C Soldering Temperature Profile (3 passes max of reflow) ......Refer to the IPC/JEDEC

J-STD-020 Specification.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 3.135V to 3.465V, T<sub>A</sub> =  $-40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Operating Voltage Range	V <sub>CC</sub>	(Note 1)	3.135	3.3	3.465	V
	ICC_D	LVDS, output loaded or unloaded		52	75	
Operating Current	ICC_PU	LVPECL, output unloaded		49	70	mA
	ICC_PI	LVPECL, output load 50 $\Omega$ at V <sub>CC</sub> - 2.0V		74	100	]
Output Frequency	fout			fNOM		MHz
Oscillator Startup Time	<b>t</b> STARTUP	(Note 2)			50	ms
Frequency Stability	$\Delta$ ftotal	Over temperature range, aging, load, supply, and initial tolerance (Note 3)	-50	fNOM	+50	ppm
Frequency Stability Over Temperature with Initial Tolerance	$\Delta f_{TEMP}$	V <sub>CC</sub> = 3.3V	-35		+35	ppm
Initial Tolerance	$\Delta f_{ m INITIAL}$	$V_{CC} = 3.3V, T_A = +25^{\circ}C$		±20		ppm
Frequency Change Due to $\Delta V_{CC}$	Δfvcc	$V_{CC} = 3.3V \pm 5\%$	-3		+3	ppm/V
Frequency Change Due to Load Variation	$\Delta f_{LOAD}$	±10% variation in termination resistance		±1		ppm
Aging (15 Years)	Δfaging		-7		+7	ppm
		Integrated phase RMS; 12kHz to 5MHz, $V_{CC} = 3.3V$ , $T_A = +25^{\circ}C$		0.7		
Jitter	JRMS	Integrated phase RMS; 12kHz to 20MHz, $V_{CC} = 3.3V$ , $T_A = +25^{\circ}C$		0.7		ps
		Integrated phase RMS; 12kHz to 80MHz, $V_{CC} = 3.3V$ , $T_A = +25^{\circ}C$		1.0		
Input-Voltage High (OE)	VIH	(Note 1)	0.7 x V <sub>CC</sub>		V <sub>CC</sub>	V
Input-Voltage Low (OE)	V <sub>IL</sub>	(Note 1)	0		0.3 x V <sub>CC</sub>	V
Input Leakage (OE)	ILEAK	$GND \le OE \le V_{CC}$	-50		+5.0	μA

#### ELECTRICAL CHARACTERISTICS (continued)

(V\_{CC} = 3.135V to 3.465V, T\_A = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LVDS	·					·
Output High Voltage	Vohlvdso	100 $\Omega$ differential load (Note 1)			1.475	V
Output Low Voltage	Vollvdso	100 $\Omega$ differential load (Note 1)	0.925			V
Differential Output Voltage	Vodlvdsol	100 $\Omega$ differential load	250		425	mV
Output Common-Mode Voltage Variation	VLVDSOCOM	100 $\Omega$ differential load			150	mV
Change in Differential Magnitude or Complementary Inputs		100 $\Omega$ differential load			25	mV
Offset Output Voltage	Vofflvdso	100 $\Omega$ differential load (Note 1)	1.125		1.275	V
Differential Output Impedance	Rolvdso		80		140	Ω
Output Current	Lvsslvdso	OUTN or OUTP shorted to ground and measure the current in the shorting path			40	mA
	LLVDSO	OUTN or OUTP shorted together		6.5		
Output Rise Time (Differential)	t <sub>RLVDSO</sub>	20% to 80%		175		ps
Output Fall Time (Differential)	t <sub>FLVDSO</sub>	80% to 20%		175		ps
Duty Cycle	DCYCLE_LVDS		48		52	%
Propagation Delay from OE Going Low to Logical 1 at OUTP	tPA1				200	ns
Propagation Delay from OE Going High to Output Active	t <sub>P1A</sub>				200	ns
LVPECL	1	l				1
Output High Voltage	V <sub>OH</sub>	Output connected to 50 $\Omega$ at PECL_BIAS at V_CC - 2.0V	V <sub>CC</sub> - 1.085		V <sub>CC</sub> - 0.88	V
Output Low Voltage	V <sub>OL</sub>	Output connected to $50\Omega$ at PECL_BIAS at V <sub>CC</sub> - 2.0V	V <sub>CC</sub> - 1.825		V <sub>CC</sub> - 1.62	V
Differential Voltage	VDIFF_PECL	Output connected to $50\Omega$ at PECL_BIAS at V <sub>CC</sub> - 2.0V	0.595	0.710		V
Rise Time	tR-PECL			200		ps
Fall Time	tF-PECL			200		ps
Duty Cycle	DCYCLE_PECL		48		52	%
Propagation Delay from OE Going Low to Output High Impedance	tpaz				200	ns
Propagation Delay from OE Going High to Output Active	t <sub>PZA</sub>				200	ns

Note 1: All voltages referenced to ground.

Note 2: AC parameters are guaranteed by design and not production tested.


**Note 3:** Frequency stability is calculated as:  $\Delta f_{TOTAL} = \Delta f_{TEMP} + \Delta f_{VCC} \times (3.3 \times 5\%) + \Delta f_{LOAD} + \Delta f_{AGING}$ .

**DS4266** 


#### Single-Sideband Phase Noise at fo = fNOM

f <sub>M</sub> =	SINGLE-SIDEBAND PHASE NOISE AT $f_0 = f_{NOM}$ (dBc/Hz)		
- 111	266MHz		
10Hz	-65		
100Hz	-95		
1kHz	-113		
10kHz	-113		
100kHz	-118		
1MHz	-137		
10MHz	-149		
20MHz	-153		

(V<sub>CC</sub> = +3.3V, T<sub>A</sub> = +25°C, unless otherwise noted.)



#### **Typical Operating Characteristics**



#### Pin Description

PIN	NAME	FUNCTION	
1	OE	Active-High Output Enable. Has an internal pullup 100k $\Omega$ resistor.	
2, 7–10	N.C.	Connection. Must be floated.	
3	GND	Ground	
4	OUTP	ositive Output for LVPECL or LVDS	
5	OUTN	TN Negative Output for LVPECL or LVDS	
6	Vcc	Supply Voltage	
	— EP Exposed Paddle. Do not connect this pad or place exposed metal under the pad.		

**DS4266** 

**DS**4266






Figure 1. Functional Diagram

#### **Detailed Description**

The DS4266 consists of a fundamental-mode crystal and synthesizer IC packaged in a 5mm x 3.2mm x 1.49mm, 10-pin LCCC ceramic package. The device produces a frequency output of 266.00MHz. Two differential output types are available: LVDS and LVPECL. The device output can be enabled or disabled through the OE signal input. When the OE signal is low, LVPECL




Figure 2. LVDS Output Timing Diagram When OE Is Enabled and Disabled

outputs go to the PECL\_BAS level of V<sub>CC</sub> - 2.9V, while the LVDS outputs are a logical 1. See Figures 2 and 3 for LVDS and LVPECL output timing diagrams.

#### Additional Information

For more available frequencies in the DS4-XO family, refer to the DS4125 data sheet at **<u>www.maxim-</u>ic.com/DS4125**.





Figure 3. LVPECL Output Timing Diagram When OE Is Enabled and Disabled

# **DS4266**

#### FREQUENCY (NOM) FREQUENCY TOP PART **OUTPUT TYPE** (MHz) STABILITY (ppm) MARK DS4266D+ LVDS 266 ±50 66D DS4266P+ LVPECL 266 ±50 66P

+Denotes a lead(Pb)-free/RoHS-compliant package. The lead finish is JESD97 category e4 (Au over Ni) and is compatible with both lead-based and lead-free soldering processes.



#### Pin Configuration

#### **Chip Information**

**Selector Guide** 

SUBSTRATE CONNECTED TO GROUND PROCESS: BiPOLAR SiGe

#### **Thermal Information**

THETA-JA (°C/W)			
90			

#### **Package Information**

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
10 LCCC	L1053+H2	<u>21-0389</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### 6

\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600