

IRFF230, IRFF231, IRFF232, IRFF233

**4.5A and 5.5A, 150V to 200V, 0.4 and 0.6 Ohm,
N-Channel Power MOSFETs**

January 1998

Features

- 4.5A and 5.5A, 150V to 200V
- $r_{DS(ON)} = 0.4\Omega$ and 0.6Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRFF230	TO-205AF	IRFF230
IRFF231	TO-205AF	IRFF231
IRFF232	TO-205AF	IRFF232
IRFF233	TO-205AF	IRFF233


NOTE: When ordering, include the entire part number.

Description

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.


Formerly developmental type TA17412.

Symbol



Packaging

JEDEC TO-205AF



IRFF230, IRFF231, IRFF232, IRFF233

Absolute Maximum Ratings		$T_C = 25^\circ\text{C}$, Unless Otherwise Specified	IRFF230	IRFF231	IRFF232	IRFF233	UNITS
Drain to Source Voltage (Note 1)	V_{DS}	200	150	200	150	150	V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	V_{DGR}	200	150	200	150	150	V
Continuous Drain Current	I_D	5.5	5.5	4.5	4.5	4.5	A
Pulsed Drain Current (Note 3)	I_{DM}	22	22	18	18	18	A
Gate to Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation	P_D	25	25	25	25	25	W
Linear Derating Factor		0.2	0.2	0.2	0.2	0.2	$\text{W}/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (Note 4)	E_{AS}	85	85	85	85	85	mJ
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150	-55 to 150	-55 to 150	-55 to 150	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s	T_L	300	300	300	300	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg}	260	260	260	260	260	$^\circ\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^\circ\text{C}$ to 125°C .

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage IRFF230, IRFF232	BV_{DSS}	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$, (Figure 10)	200	-	-	V
IRFF231, IRFF233			150	-	-	V
Gate to Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Zero-Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$	-	-	25	μA
		$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$	-	-	250	μA
On-State Drain Current (Note 2) IRFF230, IRFF231	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, V_{GS} = 10\text{V},$ (Figure 7)	5.5	-	-	A
IRFF232, IRFF233			4.5	-	-	A
Gate to Source Leakage Forward	I_{GSS}	$V_{GS} = 20\text{V}$	-	-	± 100	nA
Drain to Source On Resistance (Note 2) IRFF230, IRFF231	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 3.0\text{A}$, (Figures 8, 9)	-	0.25	0.4	Ω
IRFF232, IRFF233			-	0.4	0.6	Ω
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, I_D = 3.0\text{A}$, (Figure 12)	2.5	4.5	-	S
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} \approx 0.5 \times \text{Rated } BV_{DSS}, I_D \approx 5.5\text{A}, R_G = 9.1\Omega,$ $V_{GS} = 10\text{V}, R_L = 28.7\Omega$ For $V_{DSS} = 160\text{V}$, $R_L = 21.4\Omega$ For $V_{DSS} = 120\text{V}$, (Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature	-	-	30	ns
Rise Time	t_r		-	-	50	ns
Turn-Off Delay Time	$t_{d(\text{OFF})}$		-	-	50	ns
Fall Time	t_f		-	-	40	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(\text{TOT})}$	$V_{GS} = 10\text{V}, I_D = 5.5\text{A}, V_{DS} = 0.8 \times \text{Rated } BV_{DSS},$ $I_{G(\text{REF})} = 1.5\text{mA}$, (Figure 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature	-	19	30	nC
Gate to Source Charge	Q_{gs}		-	10	-	nC
Gate to Drain "Miller" Charge	Q_{gd}		-	9.0	-	nC

IRFF230, IRFF231, IRFF232, IRFF233

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1.0\text{MHz}$, (Figure 11)		-	600	-	pF	
Output Capacitance	C_{OSS}			-	250	-	pF	
Reverse-Transfer Capacitance	C_{RSS}			-	80	-	pF	
Internal Drain Inductance	L_D	Measured From the Drain Lead, 5mm (0.2in) From Header to Center of Die	Modified MOSFET Symbol Showing the Internal Device Inductances	-	5.0	-	nH	
Internal Source Inductance	L_S	Measured From the Source Lead, 5mm (0.2in) From Header to Source Bonding Pad		-	15	-	nH	
Junction to Case	$R_{\theta JC}$			-	-	5.0	$^\circ\text{C}/\text{W}$	
Junction to ambient	$R_{\theta JA}$			-	-	175	$^\circ\text{C}/\text{W}$	

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
Continuous Source to Drain Current	I_{SD}	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Rectifier		-	-	5.5	A	
Pulse Source to Drain Current (Note 3)	I_{SDM}			-	-	22	A	
Source to Drain Diode Voltage (Note 2)	V_{SD}	$T_J = 25^\circ\text{C}$, $I_{SD} = 5.5\text{A}$, $V_{GS} = 0\text{V}$, (Figure 13)		-	-	2.0	V	
Reverse Recovery Time	t_{rr}	$T_J = 150^\circ\text{C}$, $I_{SD} = 5.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		-	450	-	ns	
Reverse Recovered Charge	Q_{RR}	$T_J = 150^\circ\text{C}$, $I_{SD} = 5.5\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		-	3.0	-	μC	
Forward Turn-On Time	t_{ON}	Intrinsic Turn-On Time is Negligible, Turn-On Speed is Substantially Controlled by $L_S + L_D$		-	-	-	-	

NOTES:

2. Pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. Repetitive rating: pulse width limited by max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. $V_{DD} = 20\text{V}$, start $T_J = 25^\circ\text{C}$, $L = 8.9\text{mH}$, $R_G = 50\Omega$, peak $I_{AS} = 5.5\text{A}$ (Figures 15, 16).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 6. SATURATION CHARACTERISTICS





FIGURE 7. TRANSFER CHARACTERISTICS



NOTE: Heating effect of 2μs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS