

# **NAU8325 Datasheet**



**This page is intentionally left blank**

#### <span id="page-2-0"></span> $\mathbf{1}$ **Contents**







#### <span id="page-5-0"></span>**List of Figures**  $1.1$



#### <span id="page-5-1"></span>1.2 List of Tables





## <span id="page-7-0"></span>**2 GENERAL DESCRIPTION**

The NAU8325 is a stereo high efficiency filter-free Class-D audio amplifier, which is capable of driving a 4Ω load with up to 3.0W output power. This device provides I2C control and I2S audio input with low standby current and fast start-up time.

The NAU8325 is ideal for the portable applications of battery drive, as it has advanced features like 80dB PSRR, 90% efficiency, ultra-low quiescent current (i.e. 2.1mA at 3.7V for 2 channels) and superior EMI performance. NAU8325 is available in Miniature QFN-20 package.

#### **Key Features Applications**

- Low SPK\_VDD Quiescent Current:
	- o 2.1mA at 3.7V for 2 channels
	- o 3.2mA at 5V for 2 channels
- Gain Setting with 2 wire interface o 22dB to -62dB (plus mute)
- **Powerful Stereo Class-D Amplifier:** 
	- o 2ch x 3.0W (4Ω @ 5V, 10% THD+N)
	- o 2ch x 1.32W (4Ω @ 3.7V, 1% THD+N)
	- o 2ch x 1.72W (8Ω @ 5V, 10% THD+N)
	- o 2ch x 0.75W (8Ω @ 3.7V, 1% THD+N)
- Low Output Noise: 18  $\mu$ V<sub>RMS</sub> @0dB gain
- 80dB PSRR @217Hz
- **Low Current Shutdown Mode**
- **Click-and Pop Suppression**

- Notebooks / Tablet PCs
- **Personal Media Players / Portable TVs**
- **MP3 Players**
- **Portable Game Players**
- Digital Camcorders

## <span id="page-8-0"></span>**3 PIN CONFIGURATION**

The NAU8325 package is shown in **[Figure 1](#page-8-1)**.



<span id="page-8-1"></span>**Figure 1 Pin Configuration of NAU8325 (TOP VIEW)**

## <span id="page-9-0"></span>**4 PIN DESCRIPTIONS**

<span id="page-9-1"></span>Pin descriptions for the NAU8325 are provided in **[Table 1.](#page-9-1)**





## <span id="page-10-0"></span>**5 SYSTEM DIAGRAM**

## <span id="page-10-1"></span>**5.1 Reference System Diagram**

A basic system reference diagram is provided in **[Figure 2](#page-10-2)**.



<span id="page-10-2"></span>**Figure 2 NAU8325 Simplified System Diagram**

## <span id="page-11-0"></span>**6 BLOCK DIAGRAM**

A Block Diagram for the NAU8325 is provided in **[Figure 3](#page-11-1)**.



<span id="page-11-1"></span>**Figure 3 NAU8325 Block Diagram**

## <span id="page-12-0"></span>**7 FUNCTIONAL DESCRIPTION**

This chapter provides detailed descriptions of the major functions of the NAU8325 Amplifier.

## <span id="page-12-1"></span>**7.1 Inputs**

The NAU8325 provides digital inputs to acquire and process audio signals with high fidelity and flexibility. The audio input path is from an I2S/PCM Interface. Additionally, the NAU8325 has a two wire serial interface for control input.

## <span id="page-12-2"></span>**7.2 Outputs**

The NAU8325 Stereo Class-D PWM Amplifier has a gain range from 0dB to 22dB, and is powered by a separate power supply SPK, VDD, which can go up to 5V. This amplifier is capable of delivering up to 3.0W into a 4Ω load with a 5V supply.

## <span id="page-12-3"></span>**7.3 Digital Interfaces**

Command and control of the device is accomplished by using a Serial Control Interface. The simple, but highly flexible, 2-wire Serial Control Interface is compatible with I2C protocol. Audio data is passed to the device through a serial data interface compatible with industry standard I2S and PCM devices.

## <span id="page-12-4"></span>**7.4 Power Supply**

This NAU8325 has been designed to operate reliably under a wide range of power supply conditions and Power-On/Power-Off sequences. SPK\_VDD, A\_VDD and IO\_VDD can all operate independently of one another. However, the Electro Static Detection (ESD) protection diodes between the supplies impact the application of the supplies. Because of these diodes, the following conditions need to be met:

IO\_VDD  $>$  A\_VDD – 0.6 V

## <span id="page-13-0"></span>**7.5 Power-On-and-Off Reset**

The NAU8325 includes a Power-On-and-Off Reset circuit on-chip. The circuit resets the internal logic control at A VDD supply power-up and this reset function is automatically generated internally when power supplies are too low for reliable operation. Reset threshold is 1.3 V for A\_VDD during a power-on ramp and 0.8 V for A\_VDD during a power-down ramp. It should be noted that these values are much lower than the required voltage for normal operation of the chip.

The reset is held ON while the power levels A VDD is below the threshold. Once the power level rises above the threshold, the reset is released. Once the reset is released, the registers are ready to be written to.

The preferred power-up sequence is for SPK\_VDD and IO\_VDD to come up first followed by A\_VDD. The preferred power-down sequence is for A\_VDD to power down first.

NOTE: It is also important that all the registers should be kept in their reset state for at least 6 usec.

An additional internal RC filter-based circuit is added which helps the circuit to respond for fast ramp rates (~3 µsec) and to generate the desired reset period width (~3 µsec at typical corner). This filter is also used to eliminate supply glitches which can generate a false reset condition, typically 50 nsec.

For reliable operation, it is recommended to write to register **REG0X00** upon power-up. This will reset all registers to the known default state.

NOTE: When A VDD is below the power-on reset threshold, the digital IO pins will go to a tri-state condition. IO VDD is not involved in power-on reset function. It is preferred IO VDD is available before A\_VDD to ensure no glitches occur on SCL/SDA but it is not essential.

### <span id="page-13-1"></span>**7.6 Voltage Reference (VREF)**

The NAU8325 includes a mid-supply, reference circuit that produces voltage close to A\_VDD/2 that is decoupled to A\_GND through the VREF pin by means of an external bypass capacitor. Because VREF is used as a reference voltage for the NAU8325, a large capacitance is required to achieve good power supply rejection at low frequency, typically 4.7 µF is used. The Reference Voltage circuitry is shown in **[Figure 4](#page-13-2)**.



#### **Figure 4 VREF Circuitry**

<span id="page-13-3"></span><span id="page-13-2"></span>The output impedance can be set using **[VMID\\_SEL](#page-46-2) REG0X60[5:4]**. Refer to **[Table 2.](#page-13-3)**

**Table 2 VREF Output Impedance Selection**



#### **APPLICATION NOTES**:

- Larger capacitances can be used but increase the rise time of VREF and delay the line output signal.
- <span id="page-14-0"></span>Due to the high impedance of the VREF pin, it is important to use a low-leakage capacitor.

## **7.7 DAC Soft Mute**

The Soft Mute function ramps down the DAC digital volume to zero when it is enabled by **SMUTE\_EN REG0X12[15]**. When disabled, the volume increases to the register-specified volume level for each channel. This function is beneficial for using the DAC without introducing pop-and-click sounds. When **DACEN\_SM REG0X12[13]** is set to '1', the volume will ramp up to the register-specified volume level if the DAC path has been enabled by setting **DACEN REG0X4[3:2**]. The volume goes down to zero directly if the DAC path is disabled.

## <span id="page-14-1"></span>**7.8 Companding**

Companding is used in digital communication systems to optimize Signal-to-Noise Ratios (SNR) with reduced data bit rates using non-linear algorithms. The NAU8325 supports the two main telecommunications companding standards -- A-Law and µ-Law -- in both transmit and receive directions. The A-Law algorithm is primarily used in European communication systems; the µ-Law algorithm is primarily used in North American, Japanese, and Australian communications systems.

Companding converts 14 bits ( $\mu$ -Law) or 13 bits (A-Law) to 8 bits using non-linear quantization resulting in 1 sign bit, 3 exponent bits and 4 mantissa bits. This option can be enabled for the DAC using the **DACCM0 REG0X0D[15:14]** registers. When the Companding Mode is enabled, **CMB8\_0 REG0X0D[10]** must be enabled for 8-bit operation. This will disable the word length selection in **WLEN0 REG0X0D[3:2]** for this port and allow the companding functions to use an 8-bit word length.

The compression equations set by the ITU-T G.711 Standard and implemented in the NAU8325 Amplifier are provided here for reference:

**µ-Law** 

$$
F(x) -1 < x < 1
$$
  
=  $\frac{\ln(1 + \mu \times |x|)}{\ln(1 + \mu)}$ ,

 $\mu = 255$ 

**A-Law**

$$
F(x) = \frac{A \times |x|}{(1 + \ln(A))},
$$
  
\n
$$
F(x) = \frac{(1 + \ln(A \times |x|))}{(1 + \ln(A))},
$$
  
\n
$$
0 < x < \frac{1}{A}
$$
  
\n
$$
\frac{1}{A} \le x \le 1
$$
  
\n
$$
A = 87.6
$$

## <span id="page-15-0"></span>**7.9 Hardware and Software Reset**

The NAU8325 and all of its control registers can be reset to initial default power-up conditions by writing any value to **REG0X00** *once* using the control interface. Writing to any other valid register address terminates the reset condition, but all registers will be set to their power-on default values. This is typically done during hardware reset.

The NAU8325 can be reset to initialized power-up conditions by writing any value to **REG0X01** *twice* using the control interface. Writing to **REG0X01** will reset the NAU8325, but all registers values will be unaffected. This is typically done during operation to quickly force NAU8325 in the known initialized startup state.

## <span id="page-15-1"></span>**7.10 Clocking and Sample Rates**

The internal clocks for the NAU8325 are derived from a common internal clock source. This master system clock can set directly by the MCLK input or it can be generated from a clock multiplier using the MCLK as a reference.

The following sections illustrate how the various register settings can be used to adjust/select the MCLK\_SRC and DAC\_CLK clock frequencies.

#### <span id="page-15-2"></span>**7.10.1 Clock Control and Detection**

The NAU8325 includes a Clock Detection circuit that can be used to enable and disable the audio paths, based on an initialized audio path setting. Enable the audio path through the I2C Interface; but, the actual power up/down can be gated by the clock detection circuit. The block diagram of the clock detection circuit is shown in **[Figure 5](#page-16-1)**.



**Figure 5 NAU8325 Clock Detection Circuit**

<span id="page-16-1"></span>Clock Detection by the NAU8325 uses the MCLK, BCK, LRCK and DACDAT to control the PWRUPEN signal and set the clock divider ratios.

#### <span id="page-16-0"></span>**7.10.2 Automatic Power Control and Mute.**

Clock detection and automatic power control in the NAU8325 is enabled by setting **REG\_CLKPWRUPEN** = 0 (default) and meeting three or four conditions, depending on the configuration. If all conditions are met, the PWRUPEN signal will be asserted to 1. If any of the conditions are not met, the PWRUPEN signal is set to 0.

The conditions for generating the PWRUPEN signal are:

- 1) The NAU8325 has custom logic clock detection circuits that detect if MCLK is present. Upon MCLK detection, the detector output MCLKDET goes to 1. When the MCLK disappears, MCLKDET goes back to 0. Up to 1 µsec is required to detect MCLK and the MCLK release time is about 50 µsec.
- 2) The clock detection logic also needs to detect the ratio MCLK\_SRC/LRCK of 256, 400 or 500.
- 3) The clock detection logic also needs to detect the BCLK to make sure data is present. There needs to be at least 8 BCLK cycles per Frame Sync.
- 4) If REG\_APWRUPEN is set to '1', the clock detection will require non-zero samples on any channel in order to enable the output power up signal. Any non-zero sample will be sufficient. After power up if 2048 zero samples are detected on both channels the PWRUPEN signal is asserted to '0'. If REG\_APWRUPEN is set to '0', this function does not control the PWRUPEN signal.

The PWRUPEN signal is capable of controlling all the analog power consuming blocks such as the Class D driver, the VMID block, the DAC and bias generation. The register **ANALOG\_CONTROL\_1** determines which blocks are controlled by PWRUPEN.

When PWRUPEN goes high an internal sequence is triggered to bring up analog functions. This includes an analog MUTE to allow stabilization of internal analog blocks, followed by a soft unmute of the DAC. The analog MUTE time is determined by **REG\_MUTE\_CTRL.ANA\_MUTE** and is between 430us and 4ms. The soft mute ramps the gain on the DAC input from MUTE to DAC VOLUME at a rate determined by **REG\_MUTE\_CTRL.UNMUTE\_CTL.** This register can disable the soft unmute, or ramp the gain at 32 or 512 MCLK SRC periods per gain step. For the 512 setting, the soft unmute takes 256 \* 512 \* Tmclk seconds to reach 0dB (10ms for 12.288MHz MCLK\_SRC). This ensures pop free startup of the amplifier. An example of this startup is shown in figure below.



**Figure 6 PWRUPEN startup sequence.**

<span id="page-17-0"></span>Before reaching the DAC the incoming PCM signal is processed by a digital signal path. To ensure complete flushing and transient free audio of this path it is recommended that 2048 zero samples are sent to the device before stopping clocks. The DAC soft mute function is also beneficial for eliminating any audio transients from audio path.

The preferred operating scenario is as follows:

- 1) Initialize I2C registers at power up;
- 2) Start clocks.
- 3) Send 1-14ms of zero samples (optional)
- 4) Play sound.
- 5) Send 2048 zero samples at the end of a sound file to prevent transients.
- 6) Stop the clocks.
- 7) Repeat 2) onwards when required.

In addition to power up control there is an AUTO\_MUTE feature. If **REG\_MUTE\_CTRL.AUTO\_MUTE** is set then when 2048 zero samples are detected the PWM driver is MUTED. Upon reception of further data the driver is UNMUTED immediately. This mode has no delay apart from the group delay of audio signal path, but also does not have the same power saving benefits as the automatic power control feature described above.

#### <span id="page-18-0"></span>**7.10.3 Disabling Clock Detection**

Clock detection in the NAU8325 is disabled by setting **REG\_CLKPWRUPEN** to 1. In this state, PWRUPEN is no longer controlled by the enabling conditions listed above, but is set to 1. However, the MCLKDET and clock dividers are still active.

<span id="page-18-2"></span>The range of the input clocks is shown in **[Table 3](#page-18-2)**.

**Table 3 Range of Input Clocks**

<b>Signal</b>	Min	<b>Max</b>			
Frame Synch (FS) (kHz)		96			
Master Clock MCLK (MHz)	2.048	24.576			

#### <span id="page-18-1"></span>**7.10.4 Sample and Over Sampling Rates**

<span id="page-18-3"></span>Possible Sample Rate and MCLK\_SRC selections are shown in **[Table 4](#page-18-3)** and **[Table 5](#page-18-4)**. Note that **REG\_SRATE REG 0X40** must be programmed to identify the target sample rate.

![](_page_18_Picture_291.jpeg)

![](_page_18_Picture_292.jpeg)

#### <span id="page-18-4"></span>**Table 5 Sampling and Over Sampling Rates (Range 4)**

![](_page_18_Picture_293.jpeg)

![](_page_19_Picture_179.jpeg)

The MCLK\_SRC frequency is defined as:

 $F_MCLK_SRC = F_MCLK / N2$  when  $MCLK_SEL = 0$ 

F\_MCLK\_SRC = N3 x F\_MCLK / (N1 x N2) when MCLK\_SEL  $\neq$  0

Where N1 & N2 are selectable to 1, 2, 3, 4, 5, 6 or 7 and N3 is selectable to 1, 2, 4 & 8.

The only internal MCLK\_SRC/FS ratios allowed are: 256, 400 & 500. The clock divider or multiplier in register 0x03 needs to be setup to achieve one these three possible ratios.

<span id="page-19-0"></span>Given N1=N2=1, effective MCLK/FS ratios can be achieved with the clock multiplier, as shown in **[Table 6](#page-19-0)**.

<b>MCLK_SRC/FS</b> ratio	<b>Clock Multiplier</b> (MCLK SEL REG0x03)	<b>Effective</b> ratio <b>MCLK/FS</b>
256	8	32
400	8	50
500	8	62.5
256	4	64
400	4	100
500	4	125
256	2	128
400	2	200
500	2	250
256		256
400		400
500		500

**Table 6 Effective MCLK/FS Ratios**

For MCLK\_SRC/FS ratios of 256 the Over Sampling Ratio (OSR) can be set in register 0x29 to: 32, 64, 128 & 256. Note that the DAC clock needs to be set to the matching values in register 0x03 CLK\_DAC\_SRC.

For MCLK\_SRC/FS ratios of 400 & 500 the Over Sampling Ratio (OSR) is fixed to 100. For MCLK\_SRC/FS ratios of 400 the DAC clock divider needs to be set to  $\frac{1}{4}$  in register 0x03. For MCLK SRC/FS ratios of 500 the DAC clock divider is automatically set to 1/5.

For example if MCLK is provided as  $256*$  Fs, then  $N2=1$  and MCLK SEL = 0 will set MCLK SRC as the correct 256\*Fs. If MCLK proved is  $512*Fs$ , then N2=2 and MCLK  $SEL = 0$  will set MCLK  $SRC$  as the correct 256\*Fs.

In addition to MCLK\_SRC, the clock to the DAC must be configured correctly. For MCLK\_SRC/FS ratios of 256 the Over Sampling Ratio (OSR) can be set via DAC\_RATE in register REG29 to: 32, 64, 128 & 256. The DAC clocks need to be set to its corresponding value in register 0x03 given by:

F\_DAC\_CLK = F\_MCLK\_SRC \* CLK\_DAC\_SRC

And

.

F\_DAC\_CLK = DAC\_RATE  $*$  Fs

CLK\_DAC\_SRC is 1,  $\frac{1}{2}$ ,  $\frac{1}{4}$ ,  $\frac{1}{8}$  and is set to match the desired sample rate Fs and the DAC oversampling setting DAC\_RATE in REG29.

For MCLK SRC/FS ratios of 400 & 500 the Over Sampling Ratio (OSR) is fixed to 100. For MCLK\_SRC/FS ratios of 400 the DAC clock divider needs to be set to ¼ in register 0x03. For MCLK\_SRC/FS ratios of 500 the ADC & DAC clock dividers are automatically set to 1/5.

## <span id="page-21-0"></span>**7.11 Automatic Level Control**

The digital Automatic Level Control (ALC) function supports the DAC digital audio path of the NAU8325. This can be used to manage the gain to optimize the signal level at the output of the Class-D Amplifier by automatically amplifying input signals that are too small or automatically decreasing the amplitude signals that are too loud. **[Figure 7](#page-21-2)** illustrates the relationship of the ALC to other major functions of the NAU8325.

![](_page_21_Figure_3.jpeg)

**Figure 7 Automatic Level Control** 

### <span id="page-21-2"></span><span id="page-21-1"></span>**7.11.1 ALC Operation**

The DAC digital audio path of the NAU8325 is supported by a digital Automatic Level Control (ALC) function. The ALC can perform as a peak limiter as the ALC can automatically reduce the output level when the output is clipping. Clipping can occur at high output levels when the speaker supply voltage drops due to a battery having a low charge or IR drops between supply and the NAU8325. Each channel (Left and Right) has a dedicated clip detection circuit. The clip detection signals of both channels are combined (OR'ed) and gated (AND) by a low battery indicator before it is fed into the ALC. The ALC controls both the left and right channel gain simultaneously in order to keep the stereo balance.

A clip detection signal is provided by the clip detection circuit as soon as the input signal is clipping at its peak levels. The ALC block then ramps down the gain at the pre-programmed ALC Attack Time rate. This continues until the clipping detection no longer detects a clipping signal or until the maximum gain decrement per clipping event is reached. When the clipping is no longer occurring, the ALC gain is held for the hold time. The ALC gain is then ramped up to the target following the pre-programmed ALC Release Time rate

#### <span id="page-22-0"></span>**7.11.2 ALC Parameter Definitions**

- ALC Minimum Gain (ALCMIN): This sets the minimum allowed gain during all modes of ALC operation. This is useful to keep the ALC operating range close to the desired range for a given application scenario.
- ALC Attack Time (ALCATK): Attack time refers to how quickly a system responds to a clipping event. Typically, attack time is much faster than decay time.
- ALC Decay Time (ALCDCY): Decay time refers to how quickly a system responds after the hold time. Typically, decay time is much slower than attack time. When no more clipping events occur, the gain will increase at a rate determined by this parameter.
- ALC Hold Time (ALCHLD): Hold time refers to the duration of time when no action is taken. This is typically to avoid undesirable sounds that can happen when an ALC responds too quickly to a changing input signal. In the NAU8325, the hold time value is the duration from the last clipping event before there is an actual gain increase during the decay time.
- CLIP GAINADJUST sets the maximum gain decrease per clipping event. During a clipping even the gain decreases by 0.250dB (1-1/64) per attack time step until the clipping event no longer occurs or the maximum gain reduction limit set in CLIP\_GAINADJUST has been reached or the ALC Minimum Gain is reached.

![](_page_22_Figure_8.jpeg)

![](_page_22_Figure_9.jpeg)

<span id="page-22-1"></span>The waveform below shows the operation of the ALC hold delay time.

![](_page_23_Figure_1.jpeg)

<span id="page-23-0"></span>**Figure 9 ALC using Hold time**

### <span id="page-24-0"></span>**7.12 Device Protection**

The NAU8325 includes the following types of device protection:

- Over Current Protection (OCP)
- Under Voltage Lock Out (UVLO)
- **D** Over Temperature Protection (OTP)
- Clock Termination Protection (CTP)

**Over Current Protection** is provided in the NAU8325. If a short circuit is detected on any of the pull-up or pull-down devices on the output drivers for at least 14µs, the output drivers will be disabled for 100ms. The output drivers will then be re-enabled and checked for a short circuit again. If the short circuit is still present for another 14µs, the cycle will repeat until the short circuit has been fixed. The short circuit threshold is set at 2.1A.

**Under Voltage Lock Out (UVLO)** provides Supply Under Voltage Protection in the NAU8325 If the SPK\_VDD drops under 2.1V, the output drivers are disabled, however, the NAU8325 control circuitry will still operate. This is useful to help avoid the battery supply voltage dropping before the host processor can safely shutdown the devices on the system. If the SPK VDD drops below 1.4V, the internal power-onreset will activate and put the class-D driver in power down state.

**Over Temperature Protection (OTP)** is provided in the event of thermal overload. When the device internal junction temperature reaches 130°C, the NAU8325 will disable the output drivers. Once the device cools down to a safe operating temperature (115°C) for at least 100us, the output drivers will be reenabled.

**Clock Termination Protection (CTP)** is provided in the NAU8325. If the clock stops running, the NAU8325 automatically shuts down the Class-D driver if Clock Detection is enabled.

### <span id="page-24-1"></span>**7.13 Power-up and Power-Down Control**

When the supply voltage ramps up, the internal power on reset circuit is triggered. At this time, all internal circuits will be set to the power-down state. The device can be enabled by initializing the registers and starting the clocks. Upon starting the clocks, the device will go through an internal power-up sequence in order to minimize 'pops' on the speaker output. The complete power-up sequence requires about 14 msec. The device will power down in about 30 µsec, when the clocks are stopped.

NOTE: It is important to keep the input signal at zero amplitude or enable the mute condition in order to minimize 'pops' when the clocks are stopped.

### <span id="page-24-2"></span>**7.14 Bypass Capacitors**

Bypass capacitors are required to remove the AC ripple on the VDD pins. The value of these capacitors depends on the length of the VDD trace. In most cases, 10  $\mu$ F and 0.1  $\mu$ F are sufficient to achieve good performance.

### <span id="page-24-3"></span>**7.15 Printed Circuit Board Layout Considerations**

Good Printed Circuit Board (PCB) layout and grounding techniques are essential to achieve good audio performance. It is better to use low-resistance traces as these devices are driving low impedance loads. The resistance of the traces has a significant effect on the output power delivered to the load. In order to dissipate more heat, use wide traces for the power and ground lines.

#### <span id="page-25-0"></span>**7.15.1 PCB Layout Notes**

The Class-D Amplifier is a high power switching circuits that can cause Electro Magnetic Interference (EMI) when poorly connected. Therefore, care must be taken to design the PCB eliminate Electro Magnetic Interference (EMI), reduce IR drops, and maximize heat dissipation.

The following notes are provided to assist product design and enhance product performance:

- Use a GND plane, preferably on both sides, to shield clocks and reduce EMI<br>■ Maximize the copper to the GND pins and have solid connections to the plane
- Maximize the copper to the GND pins and have solid connections to the plane <br>Planes on A VDD. IO VDD & SPK VDD are optional
- Planes on A\_VDD, IO\_VDD & SPK\_VDD are optional
- The SPK\_VDD connection needs to be a solid piece of copper
- $\blacksquare$  Use thick copper options on the supply layers if cost permits  $\blacksquare$  Keep the speaker connections short and thick. Do not use VI
- Keep the speaker connections short and thick. Do not use VIAs<br>In the a small speaker connector like a wire terminal block (Phoen
- Use a small speaker connector like a wire terminal block (Phoenix Contact)
- $\blacksquare$  Keep the VREF capacitor close to the pin
- For better heat dissipation, use VIAs to conduct heat to the other side of the PCB<br>Do not use VIA's to connect SPK I P SPK I N SPK BP & SPK BN to U1 Use a d
- Do not use VIA's to connect SPK\_LP, SPK\_LN, SPK\_RP & SPK\_RN to U1. Use a direct top layer copper connection to the pins. Thick copper is preferred.
- **Use large or multiple parallel VIAs to decoupling capacitors when connecting to a ground plane**
- <span id="page-25-1"></span>The digital IO lines can be shielded between power planes

### **7.16 Filters**

The NAU8325 is designed for use without any filter on the output line. However, the NAU8325 may be used with or without various types of filters, depending on the needs of the application.

#### <span id="page-25-2"></span>**7.16.1 Class D without Filters**

The NAU8325 is designed for use without any filter on the output line. That means the outputs can be directly connected to the speaker in the simplest configuration. This type of filter-less design is suitable for portable applications where the speaker is very close to the amplifier. In other words, this is preferable in applications where the length of the traces between the speaker and amplifier is short. **[Figure 10](#page-25-4)** illustrates this simple configuration.

![](_page_25_Figure_20.jpeg)

**Figure 10 NAU8325 Speaker Connections without Filter** 

#### <span id="page-25-4"></span><span id="page-25-3"></span>**7.16.2 Class D with Filters**

In some applications, shorter trace lengths are not possible because of speaker size limitations and other layout reasons. In these applications, long traces will cause EMI issues. Several types of filter circuits are available to reduce the EMI effects. These are Ferrite Bead Filters, LC filters, Low-Pass LCR Filters, and High-Pass Filters.

**Ferrite Bead Filters** are used to reduce high-frequency emissions. The characteristic of a Ferrite Bead Filter is such that it offers higher impedance at high frequencies. For better EMI performance, select a Ferrite Bead Filter which offers the highest impedance at high frequencies, so that it will attenuate the signals at higher frequencies. The typical circuit diagram using a Ferrite Bead Filter for each output to the speaker is shown **[Figure 11](#page-26-0)**.

![](_page_26_Picture_0.jpeg)

NOTE: Usually, the ferrite beads have low impedance in the audio range, so they will act as pass-through filters in the audio frequency range.

![](_page_26_Figure_2.jpeg)

**Figure 11 NAU8325 Speaker Connections with Ferrite Bead Filters**

<span id="page-26-0"></span>**LC Filters** are used to suppress low-frequency emissions. The diagram in **[Figure 12](#page-26-1)** shows the NAU8325 outputs connected to the speaker with an LC Filter circuit. R<sup>L</sup> is the resistance of the speaker coil.

![](_page_26_Figure_5.jpeg)

**Figure 12 NAU8325 Speaker Connections with LC Filters**

<span id="page-26-1"></span>**Low-Pass LCR Filters** may also be useful in some applications where long traces or wires to the speakers are used. **[Figure 13](#page-26-2)** shows the speaker connections using standard Low-Pass LCR Filters.

![](_page_26_Figure_8.jpeg)

**Figure 13 NAU8325 Speaker Connections with Low-Pass Filters**

<span id="page-26-2"></span>The following equations apply for critically damped ( $\zeta$  = 0.707) standard Low-Pass LCR Filters:

$$
2\pi f c = \frac{1}{\sqrt{(LC)}} \qquad f c
$$
 is the cut-off frequency

$$
\zeta=0.707=\frac{1}{2R}*\sqrt{\frac{L}{C}}
$$

NOTE: The L and C values for differential configuration can be calculated by duplicating the single-ended configuration values and substituting RL = 2R.

**High-Pass Filters** may also be useful in some applications. There is a High-Pass Filter for each DAC Channel. The High-Pass Filters may be enabled by setting **DAC\_HPF\_EN REG0X11[15].** The High-Pass Filter has two operation modes that apply to both channels simultaneously. In the Audio Mode, the filter is a simple first-order DC blocking filter, with a cut-off frequency of 3.7 Hz. In the Application-Specific Mode, the filter is a second-order audio frequency filter, with a programmable cut-off frequency. The programmable filter mode may be enabled by setting **DAC\_HPF\_APP REG0X11[14].**

<span id="page-27-0"></span>**[Table 7](#page-27-0)** identifies the cut-off frequencies with different sample rates.

<b>HPFCUT</b>				<b>Sample Rate in KHz (FS)</b>					
	<b>REG SRATE=</b> 3'b000		<b>REG SRATE=</b> 3'b001			<b>REG SRATE=</b> $37$ b010	<b>REG SRATE=</b> $37$ b011		
	8	12.	16	24	32	48	64	96	
000	87	130	87	130	130	87	130		
001	103	155	103	155	155	103	155		
010	132	198	132	198	132	198	132	198	
011	165	248	165	248	165	248	165	248	
100	207	311	207	311	207	311	207	311	
101	265	398	265	398	265	398	265	398	
110	335	503	335	503	335	503	335	503	
111	409	614	409	614	409	614	409	614	

**Table 7 High-Pass Filter Cut-Off Frequencies**

### <span id="page-28-0"></span>**8 Control and Status Registers**

The NAU8325 includes an I2C Control Interface as well as an I2S/PCM Audio Interface. The following sections describe the Control and Audio Interfaces and registers.

## <span id="page-28-1"></span>**8.1 Digital Control Interface**

The NAU8325 uses a 2-wire I2C Interface for command and control. The I2C Slave address is 0x21.

The 2-wire bus is a bidirectional serial bus protocol. This protocol defines any device that sends data onto the bus as a transmitter (or master), and the receiving device as the receiver (or slave). The NAU8325 can functions only as a slave device on the 2-wire interface.

#### <span id="page-28-2"></span>**8.1.1 2-Wire Protocol Convention**

To initiate communication, all 2-Wire interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDA while SCL is HIGH.

Following a START condition, the master must output a device address byte consisting of a 7-bit device address, and a Read/Write control bit in the LSB of the address byte. To read from the slave device, the R/W bit must be set to 1. To initiate a write to the slave device, the R/W bit must be 0. If the device address matches the address of a slave device, the slave will output an acknowledgement bit.

An acknowledge (ACK), is a software convention used to indicate a successful data transfer. To allow for the ACK response, the transmitting device releases the SDA bus after transmitting eight bits and during the ninth clock cycle, the receiver (slave) pulls the SDA line LOW to acknowledge the reception of the eight bits of data.

To terminate a read/write session, all 2-Wire interface operations must end with a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH. A STOP condition at the end of a read or write operation places the device in a standby mode.

Application Notes:

• The NAU8325 is permanently programmed with 0x21 "0100001" as the Device Address.

![](_page_28_Figure_13.jpeg)

#### <span id="page-28-6"></span><span id="page-28-5"></span><span id="page-28-4"></span><span id="page-28-3"></span>**8.1.2 2-Wire Write Operation**

A Write operation consists of a three-byte instruction followed by one or more data bytes as seen in [Figure](#page-29-1)  [17.](#page-29-1) These instructions consist of the Address byte and two Control Address bytes that precede the START condition and are followed by the STOP condition. [Figure 18](#page-29-2) shows the data bus and the corresponding clock cycles.

$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{1}$	R/W	Device Address Byte
A15	A14	A13	A12	A11	A10	A <sub>9</sub>	A8	Control
A7	A6	A <sub>5</sub>	A <sup>4</sup>	A <sub>3</sub>	A2	A <sub>1</sub>	A <sub>0</sub>	<b>Address Byte</b>
D15	D14	D13	D <sub>12</sub>	D11	D10	D <sub>9</sub>	D <sub>8</sub>	
								Data Byte
D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D2	D <sub>1</sub>	D <sub>0</sub>	

**Figure 17 Slave Address Byte, Control Address Byte, and Data Byte**

<span id="page-29-1"></span>![](_page_29_Figure_3.jpeg)

![](_page_29_Figure_4.jpeg)

#### <span id="page-29-2"></span><span id="page-29-0"></span>**8.1.3 2-Wire Read Operation**

A Read operation consists of the three-byte Write instruction followed by a Read instruction of one or more data bytes. The bus master initiates the operation issuing the following sequence: a START condition, Device Address byte with the R/W bit set to "0", and a Control Register Address byte. This indicates to the NAU8325 which of its control registers is going to be accessed.

After this, the NAU8325 will respond with an ACK as it accepts the Control Register Address that the master is transmitting to it. After the Control Register Address has been sent, the master will send a second START condition and Device address but with  $R/W = 1$ .

After the NAU8325 recognizes its Device Address the second time, it will transmit an ACK followed by a two byte value containing the 16 bits of data in the NAU8325 control registers requested by the master. During this phase, the master generates an ACK with each byte of data transferred.

After the two bytes have been transmitted, the master will send a STOP condition ending the read phase. If no STOP condition is received, the NAU8325 will automatically increment the target Control Register Address and then start sending the two bytes of data for the next register in the sequence. This will continue as long as the master continues to send ACK signals. Once the target register reaches 0xFFFF, it will send the associated data then roll over to 0x0000 and continue as before.

![](_page_30_Figure_1.jpeg)

**Figure 19 2-Wire Read Sequence**

### <span id="page-30-1"></span><span id="page-30-0"></span>**8.2 Digital Audio Interface**

The NAU8325 is an I2S slave device. In Slave Mode, an external controller supplies BCK (bit clock) and LRCK (the frame synchronization or FS signal). Data is latched on the rising edge of BCK.

The NAU8325 has two DAC channels.

The NAU8325 supports five port data lengths: 8, 16, 20, 24, and 32 bits by setting **[I2S\\_PCM\\_ CTRL1](#page-39-4) [WLEN0](#page-40-5) REG0XD[4:2]** The chip also supports 8-bit word length for Companding Mode operation by setting **[I2S\\_PCM\\_ CTRL1](#page-39-4) [CMB8\\_0](#page-39-5) REG0XD** to 1.

The NAU8325 supports audio formats: I2S, Right Justified, Left Justified, TDM I2S, TDM Left Justified, PCM A, PCM B, PCM Offset, and PCM Time Slot.

When operated in the TDM I2S or TDM Left Justified mode and in all PCM modes, the NAU8325 supports 8-channel data transmission on DAC path simultaneously. **[TDM\\_CTRL](#page-39-3) [TDM](#page-39-6) REG0XC[15]** should be set = 1 if using TDM I2S or TDM Left Justified modes.

<span id="page-30-2"></span>

<b>PCM Mode</b>	<b>I2S PCM CTRL1</b> AIFMT0 REG0XD[1:0]	<b>I2S PCM CTRL1</b> <b>LRPO REGOXD[6]</b>	<b>I2S PCM CTRL2</b> <b>PCM TS ENO</b> <b>REGOXE[10]</b>	<b>TDM CTRL</b> <b>PCM OFFSET</b> <b>MODE CTRL REGOXC[14]</b>
<b>Right Justified</b>	00			
Left Justified	01			
12S	10			
PCM A				
PCM B				
<b>PCM Offset</b>		Don't care		

**Table 8 Digital Audio Interface Mode Settings**

![](_page_31_Picture_173.jpeg)

#### <span id="page-31-0"></span>**8.2.1 Right-Justified Audio Data**

In Right-Justified Mode, the LSB is clocked on the last BCLK rising edge before the FS transitions. When FS is HIGH, Channel 0 data is transmitted; when FS is LOW, Channel 1 data is transmitted. This can be seen in **[Figure 20](#page-31-3)**.

![](_page_31_Figure_4.jpeg)

**Figure 20 Right-Justified Audio Data**

#### <span id="page-31-3"></span><span id="page-31-1"></span>**8.2.2 Left-Justified Audio Data**

In Left-Justified Mode, the MSB is clocked on the first BCLK rising edge after the FS transitions. When FS is HIGH, Channel 0 data is transmitted; when FS is LOW, Channel 1 data is transmitted. This can be seen in **[Figure 21](#page-31-4)**.

![](_page_31_Figure_8.jpeg)

**Figure 21 Left-Justified Audio Data**

#### <span id="page-31-4"></span><span id="page-31-2"></span>**8.2.3 I2S Audio Data**

In I2S Mode, the MSB is clocked on the second BCLK rising edge after the FS transitions. When FS is LOW, Left Channel data is transmitted; when FS is HIGH, Right Channel data is transmitted. This can be seen in **[Figure 22.](#page-32-2)** 

![](_page_32_Figure_1.jpeg)

![](_page_32_Figure_2.jpeg)

#### <span id="page-32-2"></span><span id="page-32-0"></span>**8.2.4 TDM Left-Justified Audio Data**

In TDM Left-Justified Mode, the MSB is clocked on the first BCLK rising edge after the FS transitions. When FS is LOW, Channel 1 data is transmitted, then Channel 3, 5, and 7 data are transmitted; when FS is HIGH, Channel 0 data is transmitted, then Channel 2, 4, and 6 data are transmitted. This is shown in **[Figure 23](#page-32-3)**.

![](_page_32_Figure_5.jpeg)

**Figure 23 TDM Left-Justified Audio Data**

#### <span id="page-32-3"></span><span id="page-32-1"></span>**8.2.5 TDM I2S Audio Data**

In I2S Mode, the MSB is clocked on the second BCLK rising edge after the FS transitions. When FS is LOW, Channel 0 data is transmitted, then Channel 2, 4, and 6 data are transmitted; when FS is HIGH, Channel 1 data is transmitted, then Channel 3, 5, and 7 data are transmitted. This is shown in **[Figure 24.](#page-33-2)** 

![](_page_33_Figure_1.jpeg)

**Figure 24 TDM I2S Audio Data**

### <span id="page-33-2"></span><span id="page-33-0"></span>**8.2.6 PCM A Audio Data**

In PCM A Mode, Channel 0 data is transmitted first, followed sequentially by Channel 1, 2, and 3, 4, 5, 6, and 7 data immediately after. The Channel 0 MSB is clocked on the second BCLK rising edge after the FS pulse rising edge, and the subsequent channel's MSB is clocked on the next BCLK after the previous channel's LSB. This is shown in **[Figure 25.](#page-33-3)**

![](_page_33_Figure_5.jpeg)

**Figure 25 PCM A Audio Data**

#### <span id="page-33-3"></span><span id="page-33-1"></span>**8.2.7 PCM B Audio Data**

In PCM B Mode, Channel 0 data is transmitted first, followed immediately by Channel 1, 2, and 3, 4, 5, 6, and 7 data immediately after. The Channel 0 MSB is clocked on the first BCLK rising edge after the FS pulse rising edge, and the Channel 1 MSB is clocked on the next BCLK after the Channel 0 LSB. This is shown in **[Figure 26](#page-34-2)**.

![](_page_34_Figure_1.jpeg)

**Figure 26 PCM B Audio Data**

#### <span id="page-34-2"></span><span id="page-34-0"></span>**8.2.8 PCM Time Slot Audio Data**

PCM Time Slot Mode is used to delay the time at which the DAC data is clocked into the device. This can be useful when multiple NAU8325 chips or other devices share the same audio bus. This will allow the audio from the chips to be delayed around each other without interference.

Normally, the DAC data is clocked immediately after the Frame Sync (FS); however, in PCM Time Slot Mode, the audio data can be delayed by setting **[LEFT\\_ TIME\\_SLOT](#page-40-1) [TSLOT\\_L0](#page-40-8) REG0XF[9:0]** and **[RIGHT\\_](#page-40-2)  [TIME\\_SLOT](#page-40-2) [TSLOT\\_R0](#page-40-9) REG0X10[9:0]** for the left and right channels, respectively. **[I2S\\_PCM\\_ CTRL2](#page-40-0) [PCM\\_TS\\_ EN0](#page-40-7) REG0XE[10**] needs to be set to 1. These delays can be seen before the MSB in **[Figure 27](#page-34-3)**.

![](_page_34_Figure_6.jpeg)

**Figure 27 PCM Time Slot Audio Data**

#### <span id="page-34-3"></span><span id="page-34-1"></span>**8.2.9 PCM Time Offset Audio Data**

PCM Time Offset Mode is used to delay the time at which the DAC data are clocked. This increases the flexibility of the NAU8325 for use in a wide range of system designs. One key application of this feature is to enable multiple NAU8325 chips or other devices to share the audio data bus, thus enabling more than four channels of audio. This feature may also be used to swap channel data, or to cause multiple channels to use the same data. **[TDM\\_CTRL](#page-39-3) [PCM\\_ OFFSET\\_ MODE\\_CTRL](#page-39-8) REG0XC[14]** must be set to 1 for this application.

Normally, the DAC data is clocked immediately after the Frame Sync (FS). In this mode, audio data is delayed by a delay count specified in the device control registers. The Channel 0 MSB is clocked on the BCLK rising edge defined by the delay count set in **[LEFT\\_ TIME\\_SLOT](#page-40-1) [TSLOT\\_L0](#page-40-8) REG0XF[9:0]**. The subsequent channel's MSB is clocked on the next BCLK after the LSB of the previous channel. This can be seen in **[Figure 28](#page-35-0)**.

![](_page_35_Figure_2.jpeg)

<span id="page-35-0"></span>**Figure 28 PCM Time Offset Audio Data**

<b>Description</b>	<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
<b>BCLK Cycle Time (Slave Mode)</b>	<b>T</b> <sub>BCK</sub>	35			ns
BCLK High Pulse Width (Slave Mode)	Твскн	20			ns
<b>BCLK Low Pulse Width (Slave Mode)</b>	T <sub>BCKL</sub>	50			ns
Fs to CLK Rising Edge Setup Time (Slave Mode)	<b>T</b> <sub>FSS</sub>	20			ns
BCLK Rising Edge to Fs Hold Time (Slave Mode)	<b>T</b> <sub>FSH</sub>	40			ns
Rise Time for All Audio Interface Signals	TRISE			TBD	ns
Fall Time for All Audio Interface Signals	T <sub>FALL</sub>			TBD	ns
ADCIN to BCLK Rising Edge Setup Time	T <sub>DIS</sub>	15			ns
BCLK Rising Edge to DACIN Hold Time	T <sub>DIH</sub>	15			ns
Delay Time from SCLK Falling Edge to ADCOUT	T <sub>DOD</sub>			TBD	ns

**Table 9 Digital Audio Interface Timing Parameter BCLK=3.072MHz, Fs=48KHz, 64Bit, VDD 2.5 -5.25V, Room Temperature**

## <span id="page-36-0"></span>**8.3 Control Registers**

provides detailed information for the NAU8325 Control Registers. Note that all registers marked as 'Reserved' should not be overwritten, unless it is requested to do so by Nuvoton Technology Corporation.

**Table 10 Control Registers**

<span id="page-36-4"></span><span id="page-36-3"></span><span id="page-36-2"></span><span id="page-36-1"></span>

			<b>Bit</b>																
#	<b>Function</b>	<b>Name</b>	5	$\overline{4}$	$\overline{3}$	$\overline{2}$		$\mathbf{0}$	9	8	$\overline{7}$	6 <sup>1</sup>	5 <sup>1</sup>	$\overline{4}$	3 <sup>1</sup>	2 <sup>1</sup>	$1$ 0	<b>Description</b>	
$\Omega$	HARDWARE RST	RESET N1																<b>Hardware Reset</b> Write <i>once</i> to reset all the registers.	
	<b>SOFTWARE</b> RST	RESET N SOFT_PRE																Software Reset Write <i>twice</i> to reset all internal states without resetting the config registers.	
		I2C DEVICE ID																<b>I2C Slave Address</b>	
$\overline{c}$	DEVICE ID	REG SI REV																Silicon revision	
		<b>Default</b>	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\overline{0}$	$\overline{0}$	$\overline{0}$	$\Omega$						$\mathbf{0}$	$\mathbf{0}$	$\mathbf 0$	0x21F2 Read Only	
IЗ	CLK CTRL	CLK_DAC <b>INV</b>																DAC Clock Inversion in Analog Domain $=$ Enable $0 = Disable$	

<span id="page-37-0"></span>![](_page_37_Picture_369.jpeg)

<span id="page-38-2"></span><span id="page-38-1"></span><span id="page-38-0"></span>![](_page_38_Picture_338.jpeg)

<span id="page-39-8"></span><span id="page-39-7"></span><span id="page-39-6"></span><span id="page-39-5"></span><span id="page-39-4"></span><span id="page-39-3"></span><span id="page-39-2"></span><span id="page-39-1"></span><span id="page-39-0"></span>![](_page_39_Picture_370.jpeg)

<span id="page-40-9"></span><span id="page-40-8"></span><span id="page-40-7"></span><span id="page-40-6"></span><span id="page-40-5"></span><span id="page-40-4"></span><span id="page-40-3"></span><span id="page-40-2"></span><span id="page-40-1"></span><span id="page-40-0"></span>![](_page_40_Picture_405.jpeg)

<span id="page-41-1"></span><span id="page-41-0"></span>![](_page_41_Picture_325.jpeg)

<span id="page-42-3"></span><span id="page-42-2"></span><span id="page-42-1"></span><span id="page-42-0"></span>![](_page_42_Picture_384.jpeg)

<span id="page-43-1"></span><span id="page-43-0"></span>![](_page_43_Picture_297.jpeg)

<span id="page-44-2"></span><span id="page-44-1"></span><span id="page-44-0"></span>![](_page_44_Picture_302.jpeg)

<span id="page-45-3"></span><span id="page-45-2"></span><span id="page-45-1"></span><span id="page-45-0"></span>![](_page_45_Picture_342.jpeg)

<span id="page-46-2"></span><span id="page-46-1"></span><span id="page-46-0"></span>![](_page_46_Picture_312.jpeg)

<span id="page-47-1"></span><span id="page-47-0"></span>![](_page_47_Picture_273.jpeg)

<span id="page-48-1"></span><span id="page-48-0"></span>![](_page_48_Picture_355.jpeg)

<span id="page-49-2"></span><span id="page-49-1"></span><span id="page-49-0"></span>![](_page_49_Picture_266.jpeg)

## <span id="page-50-0"></span>**9 Electrical Characteristics**

The tables in this chapter provide the various electrical parameters for the NAU8325 and their values.

## **9.1 Absolute Maximum Ratings**

<span id="page-50-1"></span>![](_page_50_Picture_239.jpeg)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by the warranty.

## <span id="page-50-2"></span>**9.2 Operating Conditions**

#### **Recommended Operating Conditions**

![](_page_50_Picture_240.jpeg)

*CAUTION: The following conditions needed to be followed for regular operation: SPK\_VDD > A\_VDD -1.2V; IO\_VDD > A\_VDD – 0.6V.*

## <span id="page-50-3"></span>**9.3 Electrical Parameters**

Conditions: A\_VDD =  $IO_VDD = 1.8V$ ; SPK\_VDD= 4.2V. R<sub>L</sub> = 8  $\Omega$  + 33  $\mu$ H, f = 1kHz, 48kHz sample rate, MCLK=12.288MHz, unless otherwise specified. Limits apply for  $T_A = 25^{\circ}$ C

![](_page_50_Picture_241.jpeg)

![](_page_51_Picture_268.jpeg)

![](_page_52_Picture_171.jpeg)

*Note 1 : PSRR = 20 x LOG10(GAIN x ∆SPK\_VDD/∆(SPKP-SPKN)) dB*

## <span id="page-52-0"></span>**9.4 Digital I/O Parameters**

#### **Digital I/O**

![](_page_52_Picture_172.jpeg)

## <span id="page-53-0"></span>**Package Specification**

The NAU8325 Stereo Class-D Amplifier is available in a small, QFN20L 4x4mm package, using 0.5 mm pitch, as shown in **[Figure 29](#page-53-1)**.

![](_page_53_Figure_3.jpeg)

#### <span id="page-53-1"></span>**Figure 29 NAU8325 Package Specification**

## <span id="page-54-0"></span>**11 Ordering Information**

Nuvoton Part Number Description:

![](_page_54_Picture_61.jpeg)

![](_page_54_Figure_4.jpeg)

## <span id="page-55-0"></span>**12 Revision History**

![](_page_55_Picture_179.jpeg)

#### **Important Notice**

<span id="page-56-0"></span>**Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".**

**Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.** 

**All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.**

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.