
	1							F	REVIS	IONS			ı				1			
LTR	DESCRIPTION									D/	ATE (Y	'R-MO-I	DA)		APPF	ROVE	)			
Α	Add	device	e type	02.										98-1	2-10		k	K. A. C	ottong	im
	<del> </del>	Π.	I .	Π.	Π.	I .	<del> </del>	I .	T .	I .	I .	Π.	Π.	I .	T .	I .	Ι.	T .	T .	Ι
REV SHEET	A 25	A 36	A 27	A 20	A 30	A 40	A 41	A 42	A 43	A 44	A 45	A 46	A 47	A 49	A 40	A 50	A 51	A 52	A 52	
REV	35 A	36 A	37 A	38 A	39 A	40 A	41 A	42 A	43 A	44 A	45 A	46 A	47 A	48 A	49 A	50 A	51 A	52 A	53 A	A
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU		<u>l</u> . Ŭ	<u> </u>	RE\		<u> </u>	A	A	A	A	A	A	A	A	A	A	A	A	A	A
OF SHEETS				-	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREI	PAREC y Zahn		<u>1 -                                   </u>	<u> </u>	<u> </u>	DEFENSE SUPPLY CENTER COLUMBUS P. O. BOX 3990				- 1						
STAI MICRO	CIR	CUI	Т	CHECKED BY Michael C. Jones					COLUMBUS, OHIO 43216-5000											
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE				ROVED		ıgim			(4)		IRCUI BIT) N							LT		
			DRAWING APPROVAL DATE 98-03-23				SIZE		CAG	E COD	E		50	162	975	507				
AMSC	N/A			REVI	ISION I	LEVEL					4	6	<b>726</b>	8			, <sub>U</sub>	313	<i>,</i> 01	
					,	A			SHE	EΤ	1		OF	53	3					

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents five product assurance classes, class D (lowest reliability), class E, (exceptions), class G (lowest high reliability), class H (high reliability), and class K, (highest reliability) and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device classes H and K RHA marked devices shall meet the MIL-PRF-38534 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	AD14060LBF/QML-4	Quad digital signal processor, +3.3 V supply, 40 MHz, Twelve, 40 megabyte/s link ports (3 from each processor),
02	AD14060LTF/QML-4	Four, 40 megabit/s independent serial ports (1 from each processor) Quad digital signal processor, +3.3 V supply, 37 MHz, Twelve, 37 megabyte/s link ports (3 from each processor), Four, 37 megabit/s independent serial ports (1 from each processor)

1.2.3 <u>Device class designator</u>. This device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device performance documentation

D, E, G, H, or K

Certification and qualification to MIL-PRF-38534

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Χ	See figure 1	308	Quad ceramic flat pack

- 1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38534.
- 1.3 Absolute maximum ratings. 1/

Supply voltage (VDD)	-0.3 V dc to +4.6 V dc
Input voltage (VIN)	-0.5 V dc to V <sub>DD</sub> + 0.5 V dc
Output voltage swing (VOUT)	-0.3 V dc to VDD + 0.5 V dc
Load capacitance	200 pF
Junction temperature under bias (T <sub>J</sub> )	+130°C
Junction to case temperature (θ <sub>J</sub> C)	0.36° C/W
Lead temperature soldering (5 seconds)	+280° C
Storage temperature range	-65° C to +150° C

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 2

# 1.4 Recommended operating conditions. Supply voltage (V<sub>DD</sub>): Device type 01 ... +3.15 V dc to +3.6 V dc Device type 02 ... +3.13 V dc to +3.47 V dc Case operating temperature range (T<sub>C</sub>): Device type 01 ... -40° C to +100° C Device type 02 ... -55° C to +125° C

2.1 <u>Government specification, standards, and handbook</u>. The following specification, standards, and handbook form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solitation.

### **SPECIFICATION**

### **DEPARTMENT OF DEFENSE**

MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.

# **STANDARDS**

### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

### **HANDBOOK**

### DEPARTMENT OF DEFENSE

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbook are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

# 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item performance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. Therefore, the tests and inspections herein may not be performed for the applicable device class (see MIL-PRF-38534). Futhermore, the manufacturers may take exceptions or use alternate methods to the tests and inspections herein and not perform them. However, the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 3

- 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 Block diagram(s). The block diagram(s) shall be as specified on figure 3.
- 3.2.4 Timing waveform(s). The timing waveform(s) shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking of Device(s)</u>. Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked as listed in QML-38534.
- 3.6 <u>Data</u>. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DSCC-VA) upon request.
- 3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets the performance requirements of MIL-PRF-38534 and herein.
- 3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
  - 4.2 Screening. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
      - (2) T<sub>C</sub> as specified in accordance with table I of method 1015 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 4

- b. Interim test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
  - (1) Static supply current (IDDq).

Checks that current draw is not grossly excessive. Current exceeding 1.3 amperes on the module indicates failure. Normal measured current is about 0.5 amperes.

(2) Interconnects.

Checks for electrical continuity through the package leads and wirebonds, along with continuity of internal wiring within the module.

(3) Single processor functional.

A collection of test routines perform a rudimentary check of the basic functionally of each individual processor. The following individual processor units are tested: DAGs 1 and 2, timer, program sequencer, PX register, multiplier, data register file, shifter, ALU, link ports, serial ports, DMA, IOP registers, and memory.

(a) Serial port test.

This routine uses internal loopback to test basic operation of serial port 0 and serial port 1, by transmitting and receiving 16-bit words. In addition, the COMPare operation of the ALU and BitSET operation of the shifter are tested. Serial ports are tested at a clock rate of 10 MHz.

(b) Computation routine.

The routine tests basic operation of the ALU through ADD, SUBTRACT, and COMPare functions. In addition, the multiplier and DAGs are tested usings floating point multiply and load/write functions, while the shifter is tested with a BitSET function. All operations use 32-bit words.

(c) Link routine.

Using 32-bit data and internal memory to memory receive, basic operation of Link buffers 0 - 5 is tested. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(d) PX routine.

This routine tests basic operation of the PX register and short word addressing. The PX register is loaded with a 48-bit word, then the PX is read into memory. Short word addressing is used to read back, in 16-bit word segments, the 48-bit word from memory. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(e) Timer routine.

This routine will count down the timer until t<sub>COUNT</sub> = 0, at which time an interrupt will occur, followed by a return to the code. This test will verify operation of the program sequencer, timer, ALU, COMPare function, and shifter BitSET function.

- (4) Multiprocessor functional.
  - (a) Interprocessor links: all tested using 2 times the clock rate (80 MHz for device type 01) and (74 MHz for device type 02).
  - (b) Multiprocessor memory space: each processor accesses and checks memory of the other three processors.
- c. Final electrical test parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 5

	T.	ABLE I. Electrical performance	characteristics	<u>8</u> .			
Test	Symbol	Conditions <u>1</u> / unless otherwise specified	Group A subgroups	Device types	Limits		Unit
		diffeed differ who opening			Min	Max	
High level input voltage 2/	V <sub>IH1</sub>	V <sub>DD</sub> = +3.6 V dc	1, 2, 3	01	2.0		V
		V <sub>DD</sub> = +3.47 V dc		02	2.0		
High level input voltage 3/	V <sub>IH2</sub>	V <sub>DD</sub> = +3.6 V dc	1, 2, 3	01	2.2		V
		V <sub>DD</sub> = +3.47 V dc		02	2.2		
Low level input 2/ 3/ voltage	V <sub>IL</sub>	V <sub>DD</sub> = +3.15 V dc	1, 2, 3	01		0.8	V
Ü		V <sub>DD</sub> = +3.13 V dc		02		0.8	
High level output voltage 4/	VOH	V <sub>DD</sub> = +3.15 V dc, <u>5/</u> I <sub>OH</sub> = -2.0 mA	1, 2, 3	01	2.4		V
		V <sub>DD</sub> = +3.13 V dc I <sub>OH</sub> = -2.0 mA		02	2.4		
Low level output voltage 4/	V <sub>OL</sub>	$V_{DD} = +3.15 \text{ V dc}, \qquad \underline{5}/$ $I_{OL} = 4.0 \text{ mA}$	1, 2, 3	01		0.4	V
		V <sub>DD</sub> = +3.13 V dc I <sub>OL</sub> = 4.0 mA		02		0.4	
High level input 6/ 7/ 8/ current	ΙΗ	$V_{DD}$ = +3.6 V dc, $V_{IN}$ = $V_{DD}$ MAX	1, 2, 3	01		10	μΑ
		$V_{DD}$ = +3.47 V dc $V_{IN}$ = $V_{DD}$ MAX		02		10	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	6

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Limits		Unit
		unless otherwise specified			Min	Max	
High level input 8/ 9/ 10/ current	I <sub>IHx4</sub>	$V_{DD}$ = +3.6 V dc, $V_{IN}$ = $V_{DD}$ MAX	1, 2, 3	01		40	μA
		$V_{DD} = +3.47 \text{ V dc}$ $V_{IN} = V_{DD}MAX$		02		40	
Low level input current 6/	IIL	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01		10	μΑ
		$V_{DD} = +3.47 \text{ V dc}, V_{IN} = 0 \text{ V}$		02		10	
Low level input current 9/	I <sub>ILx4</sub>	V <sub>DD</sub> = +3.6 V dc, V <sub>IN</sub> = 0 V	1, 2, 3	01		40	μΑ
		$V_{DD} = +3.47 \text{ V dc}, V_{IN} = 0 \text{ V}$		02		40	
Low level input current 7/	I <sub>ILP</sub>	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01		150	μΑ
		$V_{DD} = +3.47 \text{ V dc}, V_{IN} = 0 \text{ V}$		02		150	
Low level input 8/ 10/ current	I <sub>ILPx4</sub>	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01		600	μΑ
		$V_{DD} = +3.47 \text{ V dc}, V_{IN} = 0 \text{ V}$		02		600	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 7

	TABLE	I. Electrical performance charac	<u>teristics</u> - Cor	ntinued.			
Test	Symbol	Conditions 1/ Group A Device Limits subgroups types			nits	Unit	
		unless otherwise specified			Min	Max	
Three state 11/12/13/14/ leakage current	lozh	$V_{DD} = +3.6 \text{ V dc},$ $V_{IN} = V_{DD}MAX$	1, 2, 3	01,02		10	μΑ
Three state 15/ 16/ leakage current	I <sub>OZHx4</sub>	$V_{DD}$ = +3.6 V dc, $V_{IN}$ = $V_{DD}$ MAX	1, 2, 3	01,02		40	μА
Three state leakage 11/ 17/ current	I <sub>OZL</sub>	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		10	μА
Three state leakage 15/current	I <sub>OZLx4</sub>	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		40	μΑ
Three state leakage 17/ current	IOZHP	$V_{DD} = +3.6 \text{ V dc},$ $V_{IN} = V_{DD}MAX$	1, 2, 3	01,02		350	μΑ
Three state leakage 14/ current	lozLC	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		1.5	mA
Three state leakage 18/ current	I <sub>OZLA</sub>	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 2 \text{ V}$	1, 2, 3	01,02		350	μΑ
Three state leakage 13/ current	IOZLAR	$V_{DD} = +3.6 \text{ V dc},$ $V_{IN} = 0 \text{ V dc}$	1, 2, 3	01,02		4.2	mA
Three state leakage 12/ current	I <sub>OZLS</sub>	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		150	μA
Three state leakage 16/ current	I <sub>OZLSx4</sub>	$V_{DD} = +3.6 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		600	μΑ
Supply current (internal) 19/	IDDIN	$t_{CK} = 25 \text{ ns}, V_{DD} = MAX$	1, 2, 3	01,02	<u> </u>	2.2	A

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 8

	TABLE	I. Electrical performance charac	cteristics - Cor	ntinued.			
Test	Symbol	Conditions 1/	Group A subgroups	Device types	Lin	mits	Unit
		unless otherwise specified			Min	Max	
Supply current (idle) 20/	IDDIDLE	$V_{DD} = MAX$	1, 2, 3	01		760	mA
Í				02		780	
Input capacitance	C <sub>IN</sub>	f = 1 MHz, T <sub>C</sub> = +25°C, V <sub>IN</sub> = 2.5 V dc		01,02		<u>21</u> /	
Functional tests Clock Input Timing Require	ements	See 4.3.1.c	7, 8	01,02			
CLKIN period	tCK	See figure 4.	9, 10, 11	01	25	100	ns
02.m. pss	, CK	000 ngare n	C, ,	02	27	100	
CLKIN width low	<sup>t</sup> CKL	· 		01,02	9.5		
CLKIN width high	<sup>t</sup> CKH				5		
CLKIN rise/fall (0.4 V - 2.0 V)	<sup>t</sup> CKRF					3	
Reset Timing Requirements	<u>i</u>		<del></del>				
RESET pulse width low 23/	tWRST	See figure 4. <u>22</u> /	9, 10, 11	01,02	<sup>4t</sup> CK		ns
RESET setup before 24/ CLKIN high	tSRST				14+DT/2	<sup>t</sup> CK	
Interrupts Timing Requirem	ients	<u> </u>		<u> </u>	· · · · · · · · · · · · · · · · · · ·		<del></del>
IRQ2-0 setup before 25/ CLKIN high	<sup>t</sup> SIR	See figure 4. <u>22</u> /	9, 10 ,11	01,02	18+3DT/4		ns
IRQ2-0 hold before 25/ CLKIN high	tHIR	_				11.5+3DT / 4	-
IRQ2-0 width pulse 26/	t <sub>IPW</sub>				2+t <sub>CK</sub>		
See footnotes at end of table.		+	+		.———		<u> </u>

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	9

	TABLE	I. Electrical performance chara	acteristics - C	ontinued			
Test	Symbol	Conditions 1/	Group A subgroups	Device types	Lin	mits	Unit
- C. M. L. V. Okomostovil	<u> </u>	unless otherwise specified			Min	Max	
Timer Switching Characteris	stic						T
CLKIN high to TIMEXP	<sup>t</sup> DTEX	See figure 4. 22/	9, 10, 11	01,02		16	ns
FLAGS Timing and Switchin	g Require	ments	+	+	<del></del>	<del></del>	
FLAG2-0 <sub>IN</sub> setup <u>27</u> / before CLKIN high	tSFI	See figure 4. <u>22</u> /	9, 10, 11	01,02	8+5DT/16	1	ns
FLAG2-0 <sub>IN</sub> hold after 2 <u>7</u> / CLKIN high	<sup>t</sup> HFI				0.5-5DT/16		_
F <u>LA</u> G <u>2-0</u> <sub>IN</sub> delay after <u>27</u> / RD/ WR low	<sup>t</sup> DWRFI					4.5+7DT/16	_
F <u>LAG2-0</u> <sub>IN</sub> hold after <u>27</u> / RD/ WR deasserted	<sup>t</sup> HFIWR				0.5		_
FLAG2-0 <sub>OUT</sub> delay after	t <sub>DFO</sub>			01	'	17	
CLKIN high	-DI O			02		17.5	
FLAG2-0 <sub>OUT</sub> hold after CLKIN high	<sup>t</sup> HFO	_		01,02	4		_
CLKIN high to FLAG2-0 <sub>OUT</sub>	<sup>t</sup> DFOE				3		_
CLKIN high to FLAG2-0 <sub>OUT</sub>	<sup>t</sup> DFOD					15	
Memory Read - Bus Master	Fiming and	Switching Requirements		<del>-</del>			<del>-</del>
Address delay to 29/30/data valid	t <sub>DAD</sub>	See figure 4. <u>22</u> / <u>28</u> /	9, 10, 11	01,02		17.5+DT +W	ns
RD low to data valid 29/	<sup>t</sup> DRLD	_				11.5+5DT/8 +W	_
Data hold from address 31/	<sup>t</sup> HDA				1		_
Data hold from RD high 31/	<sup>t</sup> HDRH				2.5		
ACK delay from 30/ 32/ address	<sup>t</sup> DAAK					13.5+7DT/8 +W	_
ACK delay from $\overline{RD}$ low $\underline{31}$ / See footnotes at end of table.	<sup>t</sup> DSAK					7.5+DT/2 +W	

	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 10

	TABLE	Electrical performance chara	acteristics - C	Continued			
Test	Symbol	Conditions 1/	Group A subgroups		Limi	ıits	Unit
		unless otherwise specified			Min	Max	
Memory Read - Bus Master	Timing and	d Switching Requirements - C	Continued.				
Address hold after RD high	<sup>t</sup> DRHA	See figure 4. 22/ 28/	9, 10, 11	01,02	-0.5 + H		ns
Address to RD low 30/	<sup>t</sup> DARL				1.5+3DT/8		
RD pulse width	t <sub>RW</sub>				12.5+5DT/8 +W		
RD high to WR, RD, DMAGx low	t <sub>RWR</sub>				8+3DT/8 +HI		
Address setup before 30/ ADRCLK high	<sup>t</sup> SADADC				-0.5 + DT/4		
Memory Write - Bus Master	Timing and	Switching Requirements					
ACK delay from 30/32/address selects	<sup>t</sup> DAAK	See figure 4. <u>22</u> / <u>28</u> /	9, 10, 11	01,02		13.5+7DT/8 +W	ns
ACK delay from WR 32/ low	<sup>t</sup> DSAK					7.5+DT/2 +W	
A <u>ddr</u> ess, selects to 30/ WR deasserted	<sup>t</sup> DAWH	<u> </u> -			16.5+15DT/16 +W		
A <u>ddr</u> ess, selects to 30/ WR low	<sup>t</sup> DAWL	_			2.5+3DT/8		
WR pulse width	t <sub>WW</sub>	_			12+9DT/16 +W		
Data setup before WR high	<sup>t</sup> DDWH				6.5+DT/2 +W		
Address hold after WR deasserted	tDWHA	_			0 + DT/16 +H		
D <u>ata</u> disabled after 33/ WR deasserted	<sup>t</sup> DATRWH	- -			0.5+DT/16 +H	6.5+DT/16 +H	_
WR high to WR, RD, DMAGx low	twwR	-			8 + 7DT/16 +H		_
D <u>ata</u> dis <u>abl</u> e before WR or RD low See footnotes at end of table.	tDDWR				4.5+3DT/8 +I		

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS OHIO 43216-5000

SIZE <b>A</b>		5962-97507
	REVISION LEVEL A	SHEET 11

	TABLE	I. Electrical performance chara	acteristics - C	ontinued			
Test	Symbol	Conditions 1/	Group A subgroups	Device types	Lir	mits	Unit
		unless otherwise specified			Min	Max	
Memory Write - Bus Master	Timing and	d Switching Requirements - C	Continued.	1			
WR low to data enabled	tWDE	See figure 4. 22/ 28/	9, 10, 11	01,02	-1.5+DT/16		ns
Address, selects to 30/ ADRCLK high	<sup>t</sup> SADADC				-0.5 + DT/4		
	us Master	Timing and Switching Requi	irements	<del>-</del>	<del>-</del>	+	
Data setup before CLKIN	<sup>t</sup> SSDATI	See figure 4. 22/ 28/	9, 10, 11	01,02	3 + DT/8		ns
Data hold after CLKIN	<sup>t</sup> HSDATI				4 - DT/8		
ACK delay <u>aft</u> er <u>30</u> / <u>32</u> / <u>add</u> re <u>ss, M</u> Sx, SW, BMS	<sup>t</sup> DAAK	-				13.5+7DT/8 +W	
ACK setup before CLKIN <u>32</u> /	<sup>t</sup> SACKC				6.5 + DT/4		
ACK hold after CLKIN	<sup>t</sup> HACKC				-0.5 - DT/4		
Address, MSx,BMS,SW, 30/ delay after CLKIN	<sup>t</sup> DADRO	-				8 - DT/8	_
Address, MSx, BMS, SW, 30/ hold after CLKIN	<sup>t</sup> HADRO	_			-1 - DT/8		
PAGE delay after CLKIN	<sup>t</sup> DPGC				9 + DT/8	17 + DT/8	
RD high delay after CLKIN	<sup>t</sup> DRDO				-2 - DT/8	5 - DT/8	
WR high delay after CLKIN	<sup>t</sup> DWRO				-3 - 3DT/16	5 - 3DT/16	
RD / WR low delay	tDRWL				8 + DT/4	13.5 + DT/4	
Data delay after CLKIN	<sup>t</sup> SDDATO			01		20.25 + 5DT /16	_
				02		20.5 + 5DT /16	

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-97507
	REVISION LEVEL A	SHEET 12

Test	Symbol	Conditi		<u>1</u> /	Group A subgroups	Device types	Limits		Unit
Cymphyspaus Dood/Mrits E	Puo Mostor	unless other		•	iromento Co	antinua d	Min	Max	
Synchronous Read/Write - E				-			0 DT/0	0 DT/0	
Data disable after CLKIN <u>33</u> /	<sup>t</sup> DATTR	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02	0 - DT/8	8 - DT/8	ns
ADRCLK delay after CLKIN	†DADCCK						4 + DT/8	11 + DT/8	
ADRCLK period	<sup>t</sup> ADRCK						<sup>t</sup> CK		
ADRCLK width high	<sup>t</sup> ADRCKH						(t <sub>CK</sub> /2 - 2)		
ADRCLK width low	<sup>t</sup> ADRCKL						(t <sub>CK</sub> /2 - 2)		
Synchronous Read/Write - E	Bus Slave T	iming and Sw	itchi	ng Requir	ements	1			1
Address, SW setup before CLKIN	<sup>t</sup> SADRI	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02	15.5 + DT/2		ns
Address, SW hold before CLKIN	<sup>t</sup> HADRI							4.5 + DT/2	-
RD / WR low setup 34/ before CLKIN	<sup>t</sup> SRWLI						9.5+5DT/16		-
RD / WR low hold after CLKIN	tHRWLI					01	-3.25 - 5DT / 16	8 + 7DT/16	_
						02	-3 - 5DT / 16	8 + 7DT/16	_
RD / WR pulse high	<sup>t</sup> RWHPI					01,02	3		
Data setup before WR high	<sup>t</sup> SDATWH						5.5		
Data hold after WR high	t <sub>HDATWH</sub>						1.5		
Data delay after CLKIN	tSDDATO					01		20.25 +5DT /16	
						02		20.5+5DT/16	
Data disable after CLKIN 33/	t <sub>DATTR</sub>					01,02	0 - DT/8	8 - DT/8	-
A <u>CK</u> delay after address <u>35</u> / SW	<sup>t</sup> DACKAD							10	
ACK disable after CLKIN <u>35</u> /	t <sub>ACKTR</sub>						-1 - DT/8	7 - DT/8	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 13

	Symbol and Host	Conditi unless otherv	ions <u>1</u> /		O A	<u> </u>			
Maritimera account Pura Porquest e	and Host	unless otherv			Group A subgroups	Device types	Lir	mits	Unit
Maritimes assess Pur Doguest	and Host	<u> </u>					Min	Max	
Multiprocessor Bus Request a		Request Timir	ng and Swi	itchin	ng Requirem	nents	<u> </u>	<del></del>	<del></del>
HBG low to RD/WR/CS, valid	t <sub>HBGRCSV</sub>	See figure 4.	<u>22</u> / <u>28</u> /		9, 10, 11	01,02		19.5+5DT/4	ns
HBR setup before 37/ CLKIN	<sup>t</sup> SHBRI						20+3DT/4		_
HBR hold before 37/ CLKIN	<sup>t</sup> HHBRI							13.5+3DT / 4	_
HBG setup before CLKIN	<sup>t</sup> SHBGI						13+DT/2		
HBG hold before CLKIN	<sup>t</sup> HHBGI					01		5.5+DT/2	-
high						02		5.25+DT/2	
BRx, CPA setup before 38/ CLKIN high	<sup>t</sup> SBRI					01,02	13+DT/2		-
BRx, CPA hold before t <sub>l</sub>	<sup>t</sup> HBRI							5.5+DT/2	_
RPBA setup before CLKIN	<sup>t</sup> SRPBAI						21+3DT/4		_
RPBA hold before CLKIN t <sub>l</sub>	<sup>t</sup> HRPBAI							11.5+3DT / 4	_
HBG delay after CLKIN	<sup>t</sup> DHBGO							8 - DT/8	_
HBG hold after CLKIN	tHHBGO						-2 - DT/8		
BRx delay after CLKIN t <sub>1</sub>	<sup>t</sup> DBRO							8 - DT/8	
BRx hold after CLKIN t <sub>l</sub>	<sup>t</sup> HBRO						-2 - DT/8	T	
CPA low delay after CLKIN to	<sup>t</sup> DCPAO							9.5 - DT/8	
CPA disable after CLKIN	<sup>t</sup> TRCPA						-2 - DT/8	5.5 - DT/8	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>14</b>

	TABLE	I. Electrical perform	mance char	acteristics -	· Continued.			
Test	Symbol	Condition	_	Group A subgroup		Lin	nits	Unit
Multiprocessor Bus Reques	t and Host	unless otherwise		ina Requir	ements - C	Min ontinued.	Max	
REDY (O/ <u>D</u> ) or (A/ <u>D</u> ) 39/ low from CS and HBR low	<sup>t</sup> DRDYCS	See figure 4. 22		9, 10, 11			12	ns
REDY (O/D) disable or 39/ REDY (A/D) high from HBG	<sup>t</sup> TRDYHG					40+27DT/16		_
REDY (A/D) disable from 39/ CS or HBR high	<sup>t</sup> ARDYTR						11	
Asynchronous Read Cycle	Timing and	Switching Requi	rements (H	ost to Devi	ice type 01)	)		
Address <u>se</u> tup/CS low <u>40</u> / before RD low	<sup>t</sup> SADRDL	See figure 4. 22	<u>28</u> /	9, 10, 11	01,02	0.5		ns
Address h <u>old</u> /CS hold low after RD	<sup>t</sup> HADRDH					0.5		
RD/WR high width	twrwh					6		
RD high delay after REDY (O/D) disable	t <sub>DRDHRDY</sub>					0.5		
RD high delay after REDY (A/D) disable	t <sub>DRDHRDY</sub>					0.5		
Data valid before REDY disable from low	t <sub>SDATRDY</sub>					1.5		_
REDY (O/D) or (A/D) low delay after RD low	t <sub>DRDYRDL</sub>						13.5	
REDY (O/D) or (A/D) low pulse width for read	t <sub>RDYPRD</sub>					45 + DT		
Data disable after RD high	tHDARWH					1.5	9.5	
Asynchronous Write Cycle	Timing and	Switching Requi	rements (H	ost to Devi	ice type 01			
CS low setup before WR low	t <sub>SCSWRL</sub>	See figure 4. 22	<u>28</u> /	9, 10, 11	01,02	0.5		ns —
CS low hold after WR high	tHCSWRH					0.5		
Address setup before WR high	<sup>t</sup> SADWRH					5.5		
See footnotes at end of table.				IZE T			I	
MICROCIRC				A			5962-9	97507
DEFENSE SUPPLY COLUMBUS, C					REVISION	LEVEL <b>A</b>	SHEET 1	5

	TABLE	I. Electrical perform	ance chara	acteristics -	Continued.			
Test	Symbol	Conditions unless otherwise	_	Group A subgroups	Device types	Lir	nits Max	Unit
Asynchronous Write Cycle	Timing and	Switching Require	ements (H	ost to Devi	ce type 01)			+
Address hold after WR high	<sup>t</sup> HADWRH	See figure 4. <u>22</u> /	<u>28</u> /	9, 10, 11	01,02	2.5		ns
WR low width	twwrl					7		_
RD/WR high width	twrwh					6		_
WR high delay after REDY (O/D) or (A/D) disable	t <sub>DWRHRDY</sub>					0.5		_
Data setup before WR high	<sup>t</sup> SDATWH					5.5		_
Data hold after WR high	tHDATWH					1.5		_
REDY (O/D) or (A/D) low delay after WR/CS low	t <sub>DRDYWRL</sub>						13.5	_
REDY (O/D) or (A/D) low pulse width for write	t <sub>RDYPWR</sub>					15		_
REDY (O/D) or (A/D) disable to CLKIN	<sup>t</sup> SRDYCK					0+7DT/16	8+7DT/16	
Three State Timing - (Bus M	laster, Bus	Slave, HBR, SBTS	) Timing a	nd Switchi	ng Require	ements	<u> </u>	1
SBTS setup before CLKIN	<sup>t</sup> STSCK	See figure 4. 22/	<u>28</u> /	9, 10, 11	01,02	12 + DT/2		ns
SBTS hold before CLKIN	tHTSCK						5.5 + DT/2	_
Address/select enable after CLKIN	tMIENA					-1.25 - DT / 8		_
Strobes enable after 41/ CLKIN	tMIENS					-1.5 - DT/8		_
HBG enable after CLKIN	tMIENHG					-1.5 - DT/8		_
Address select/disable after CLKIN	<sup>t</sup> MITRA						1.25 - DT/4	
See footnotes at end of table.		1						1
	NDARD	ING		IZE <b>A</b>			5962-9	7507
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL <b>A</b>	SHEET 16	

	TABLE	I. Electrical perforn	nance char	acteristics -	Continued.			
Test	Symbol	Conditions unless otherwise		Group A subgroups	Device types	Lir	mits Max	Unit
Three State Timing - (Bus M	laster, Bus	Slave, HBR, SBTS	6) Timing a	nd Switchir	ng Require			+
Strobes disable after 41/ CLKIN	<sup>t</sup> MITRS	See figure 4. 22/	<u>28</u> /	9, 10, 11	01,02		2.5 - DT/4	ns
HBG disable after CLKIN	<sup>t</sup> MITRHG						3.0 - DT/4	_
Data enable after CLKIN <u>42</u> /	<sup>t</sup> DATEN					9 + 5DT/16		_
Data disable after CLKIN <u>42</u> /	<sup>t</sup> DATTR					0 - DT/8	8 - DT/8	
ACK enable after CLKIN 42/	<sup>t</sup> ACKEN					7.5 + DT/4		_
ACK disable after CLKIN <u>42</u> /	<sup>t</sup> ACKTR					-1 - DT/8	7 - DT/8	_
ADRCLK enable after <u>42</u> / CLKIN	<sup>t</sup> ADCEN					-2 - DT/8		_
ADRCLK disable after <u>42</u> / CLKIN	<sup>t</sup> ADCTR				01		9 - DT/4	_
					02		9.25 - DT/4	_
Memory interface 43/ disable before HBG low	<sup>t</sup> MTRHBG				01,02	-1 + DT/8		-
Memory interface 43/ enable after HBG low DMA Handshake Timing and	tMENHBG	Paguiramente				18.5 + DT		
	d Owncrining							
DMARx low setup 44/ before CLKIN	<sup>t</sup> SDRLC	See figure 4. 22/	<u>28</u> /	9, 10, 11	01,02	5		ns
DMARx high setup 44/ before CLKIN	tSDRHC					5		_
DMARx width low (nonsynchronous)	twdr					6		_
D <u>ata setu</u> p after <u>45</u> / DMAGx low	t <sub>SDATDGL</sub>						9.5 + 5DT/8	_
Data hold after DMAGx high See footnotes at end of table.	t <sub>HDATIDG</sub>					2.5		
STAI MICROCIRO	NDARD	ING		IZE <b>A</b>			5962-9	7507
DEFENSE SUPPLY COLUMBUS, (	CENTER C	COLUMBUS		F	REVISION	LEVEL <b>A</b>	SHEET 17	

	TABLE	I. Electrical performance char	acteristics - C	continued			
Test	Symbol	Conditions 1/	Group A subgroups	Device types	Lir	Limits	
		unless otherwise specified			Min	Max	
DMA Handshake Timing and	1 Switching	g Requirements - Continued.	<u>.                                      </u>	<del>'</del>	<u>'</u>	<del>'</del>	<del>'</del>
D <u>ata valid</u> after <u>45</u> / DMAGx high	t <sub>DATDRH</sub>	See figure 4. <u>22</u> / <u>28</u> /	9, 10, 11	01,02		15.5+7DT/8	ns
DMAGx low edge to low edge	<sup>t</sup> DMARLL	_			23 + 7DT/8		_
DMAGx width high	<sup>t</sup> DMARH	_			6		
DMAGx low delay after CLKIN	t <sub>DDGL</sub>				9 + DT/4	16 + DT/4	
DMAGx high width	twdgh				6 + 3DT/8		
DMAGx low width	tWDGL				12 + 5DT/8		
DMAGx high delay after CLKIN	tHDGC	-1			-2 - DT/8	7 - DT/8	_
D <u>ata valid</u> before 46/ DMAGx high	t <sub>VDATDGH</sub>				7.5+9DT/16		
D <u>ata disa</u> ble after <u>33</u> / DMAGx high	t <sub>DATRDGH</sub>	_			-0.5	7.5	
WR low before DMAGx low	t <sub>DGWRF</sub>				-0.5	2.5	
DMAGx low before WR high	t <sub>DGWRH</sub>				9.5+5DT/8 +W		
WR high before DMAGx high	t <sub>DGWRR</sub>				0.5 + DT/16	3.5 + DT/16	
RD low before DMAGx low	<sup>t</sup> DGRDL			01	-0.5	2.5	
				02	-1	2.5	
RD low before DMAGx high	<sup>t</sup> DRDGH			01,02	10.5+9DT /16+W		
RD high before DMAGx high	t <sub>DGRDR</sub>				-0.5	3.5	
DMAGx high to WR, RD, DMAG low See footnotes at end of table.	tDGWR				4.5+3DT/8 +HI		

SIZE <b>A</b>		5962-97507
	REVISION LEVEL A	SHEET 18

	TABLE	I. Electrical per	<u>forma</u>	nce chara	acteristics -	Continued.			
Test	Symbol	Condition			Group A subgroup	Device s types	Lir	mits	Unit
		unless otherw					Min	Max	
DMA Handshake Timing and	d Switching	g Requirements	s - Co	ntinued.					<del></del>
A <u>ddress/</u> select valid to _DMAGx high	<sup>t</sup> DADGH	See figure 4.	<u>22</u> / <u>:</u>	<u>28</u> /	9, 10, 11	01,02	16 + DT		ns
A <u>ddress/</u> select hold after <u>DMAGx high</u> <b>Link Ports: 1 times Clock Sp</b>	<sup>t</sup> DDGHA	tion Bossiva	Timin	a and Su	itohina Ba	auiromont	-1		
Link Ports: 1 times Clock Sp	Deed Opera	Receive	<u> </u>	g and Sw	/itching Re	quirement	<u>s</u>		
Data setup before LCLK low	tSLDCL	See figure 4.	<u>22/</u> 2	<u>28</u> /	9, 10, 11	01,02	3		ns
Data hold after LCLK low	tHLDCL						3		_
LCLK period (1 x operation)	tLCLKIW						<sup>t</sup> CK		
LCLK width low	t <sub>LCLKRWL</sub>						6		
LCLK width high	t <sub>LCLKRWH</sub>						5		
LACK high delay after CLKIN high	<sup>t</sup> DLAHC					01	18 + DT/2	30+DT/2	_
						02	18 + DT/2	30.5+DT/2	=
LACK low delay after 47/ CLKIN high	tDLALC					01,02	-3	13.5	_
LACK enable from CLKIN	<sup>t</sup> ENDLK						5 + DT/2		_
LACK disable from CLKIN	<sup>t</sup> TDLK							21 + DT/2	
Link Ports: 1 times Clock Sp	peed Opera	tion, Transmit	Timi	ng and S	witching R	equiremen	ts		
LACK setup before LCLK	<sup>t</sup> SLACH	See figure 4.	<u>22</u> / :	<u>28</u> /	9, 10, 11	01	20		ns
high 						02	20.5		_
LACK hold after LCLK high	tHLACH					01,02	-7		_
LCLK delay after CLKIN (1 x operation)	<sup>t</sup> DLCLK					01		17.75	_
(1 x operation)						02		18	_
Data delay after LCLK high	<sup>t</sup> DLDCH					01,02		3	
See footnotes at end of table.									
STAI	NDARD				IZE <b>A</b>			5962-9	7507
MICROCIRC DEFENSE SUPPLY COLUMBUS, (	CENTER C	OLUMBUS		,		REVISION	_	SHEET	
GGEGINEGG, GTIIG 43210 3000							Α	19	

	TABLE	I. Electrical pe	rforn	nance chara	acteristics - C	ontinued			
Test	Symbol	s		Group A subgroups	Device types	Li	imits	Unit	
		unless other		•			Min	Max	
Link Ports: 1 times Clock Sp	peed Opera	<u>ition, Transmi</u>	t Tim	ning and S	witching Rec	uiremen	its - Continu	ed.	<del>-</del>
Data hold after LCLK high	tHLDCH	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02	-3		ns
LCLK width low	tLCLKTWL	_		l			(t <sub>Ck</sub> /2) - 1	(t <sub>Ck</sub> /2) +2.25	
LCLK width high	t <sub>LCLKTWH</sub>			I			(t <sub>Ck</sub> /2) -2.25	(t <sub>Ck</sub> /2) + 1	
LCLK low delay after LACK high	t <sub>DLACLK</sub>					01	(t <sub>Ck</sub> /2) + 8	(3*t <sub>Ck</sub> /2) +19	
		_		1		02	(t <sub>Ck</sub> /2) + 8	(3*t <sub>Ck</sub> /2) +19.5	
LDAT, LCLK enable after _CLKIN	<sup>t</sup> ENDLK	_		l		01,02	5 + DT/2		
LDAT, LCLK disable after _CLKIN	<sup>t</sup> TDLK							21 + DT/2	
Link Port Service Request In	nterrupts: 1	I times and 2	time	s Speed O	peration Tim	ing Requ	irements	<del>-</del>	<del>-</del>
LACK/LCLK setup <u>48</u> / before CLKIN low	tSLCK	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01	10		ns
Delote official ion		_		ı		02	10.25		_
LACK/LCLK hold after 48/ CLKIN low	tHLCK					01,02	2.5		
Link Ports: 2 times Speed O	peration, F	Receive Timin	g and	d Switchin	g Requireme	nts	<del>-</del>	<del>-</del>	<del>-</del>
Data setup before LCLK low	tSLDCL	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02	2.25		ns
Data hold after LCLK low	tHLDCL			1			2.25		
LCLK period (2 x operation)	tLCLKIW			l			t <sub>CK</sub> /2		
See footnotes at end of table.		-						+	

STANDARD
MICHOCIDCUIT DDAWING
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000
COLUMBOS, OFIIO 43210-3000

SIZE <b>A</b>		5962-97507
	REVISION LEVEL A	SHEET 20

	TABLE I	I. Electrical performa	ince chara	acteristics - C	ontinued.			
Test	Symbol	Conditions unless otherwise sp	<u>1</u> /	Group A subgroups	Device types		mits	Unit
Link Ports: 2 times Speed C	Ineration, F			a Requireme	ents - Co	Min ntinued.	Max	
		leceive immig and	5WILO	I Noquii o				
LCLK width low	t <sub>LCLKRWL</sub>				01	5.25		ns
					02	5.5		_
LCLK width high	t <sub>LCLKRWH</sub>				01,02	4.5		
LACK high delay after CLKIN high	<sup>t</sup> DLAHC				01	18 + DT/2	30.5+DT/2	-
CLNIN High		_			02	18 + DT/2	31+DT/2	_
LACK low delay after 47/	<sup>t</sup> DLALC				01	6	19	
CLKIN high	DLALC				02	6	19.5	-
Link Ports: 2 times Speed C	Dperation, T	_ ∫ransmit Timing and	J Switchir	ng Requirem			18.0	<u> </u>
LACK setup before LCLK high	<sup>t</sup> SLACH	See figure 4. 22/ 2	<u>28</u> /	9, 10, 11	01	19		ns
		-		1	02	21.5		_
LACK hold after LCLK high	tHLACH				01,02	-6.5		
LCLK delay after CLKIN (2 x operation)	<sup>t</sup> DLCLK						9	
Data delay after LCLK high	<sup>t</sup> DLDCH				01		2.75	
	DEDOM				02		3	-
Data hold after LCLK high	tHLDCH				01,02	-2	3	_
LCLK width low	<sup>t</sup> LCLKTWL				1	(t <sub>Ck</sub> /4) - 0.75	(t <sub>Ck</sub> /4) + 1.5	_
LCLK width high	t <sub>LCLKTWH</sub>					(t <sub>Ck</sub> /4) - 1.5	(t <sub>Ck</sub> /4) + 1	
LCLK low delay after LACK high	t <sub>DLACLK</sub>					$(t_{Ck}/4) + 9$	(3* t <sub>Ck</sub> /4) +17	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 21

TABLE I. <u>Electrical performance characteristics</u> - Continued.								
Test	Symbol	·	Group A subgroups	Device types	Lim	its	Unit	
		unless otherwise	specified			Min	Max	
Serial Ports: External Clock	Timing Re	quirements		<del></del>	<del></del>			<del></del>
TFS/RFS setup before 49/ TCLK/RCLK	tSFSE	See figure 4. <u>22</u> /	′ <u>28</u> /	9, 10, 11	01,02	4		ns —
TFS/RFS hold after 49/ 50/ TCLK/RCLK	<sup>t</sup> HFSE				01	4.5		_
		_			02	5.25		_
Receive data setup 49/ before RCLK	<sup>t</sup> SDRE	_			01,02	2		
Receive data hold 49/	tHDRE				01	4.5		
after RCLK	TIDILE	-			02	5		
TCLK/RCLK width	tSCLKW	_			01,02	9.5		
TCLK/RCLK period	<sup>t</sup> SCLK					<sup>t</sup> CK		
Serial Ports: Internal Clock	Timing Red	quirements		<del></del>	<del></del>			
TFS setup before TCLK; <u>49/</u> RFS setup before RCLK	<sup>t</sup> SFSI	See figure 4. 22/	<u>28</u> /	9, 10, 11	01,02	9		ns
TFS/RFS hold after <u>49</u> / <u>50</u> / TCLK/RCLK	<sup>t</sup> HFSI					1		
Receive data setup 49/ before RCLK	<sup>t</sup> SDRI					4		
Receive data hold 49/ after RCLK	<sup>t</sup> HDRI					3		
Serial Ports: External or Inte	ernal Clock	Switching Requir	rements	1	· ·			
RFS delay after RCLK <u>51/</u> (internally generated RFS)	<sup>t</sup> DFSE	See figure 4. 22/	′ <u>28</u> /	9, 10, 11	01,02		14	ns
RFS hold after RCLK <u>51/</u> (internally generated RFS)	<sup>t</sup> HOFSE					3		
See footnotes at end of table.								

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS

**COLUMBUS, OHIO 43216-5000** 

SIZE <b>A</b>		5962-97507
	REVISION LEVEL A	SHEET <b>22</b>

	TABLE	I. Electrical perfo	ormance chara	acteristics - C	ontinued.			
Test	Symbol	Condition	_	Group A subgroups	Device types	Lir	mits	Unit
		unless otherwis	se specified			Min	Max	
Serial Ports: External Clock	Switching	Requirements		<del></del>	<del>-</del>	T	<del>-</del>	<del>-</del>
TFS delay after TCLK <u>51/</u> (internally generated TFS)	tDFSE	See figure 4. 22	<u>'2</u> / <u>28</u> /	9, 10, 11	01,02		14	ns
TFS hold after TCLK <u>51/</u> (internally generated TFS)	tHOFSE	_	I			3		_
Transmit data delay <u>51</u> / after TCLK	<sup>t</sup> DDTE		I		01		17	-
	<u> </u>	_	!		02		17.25	-
Transmit data hold 51/ after TCLK	tHDTE				01,02	5		
Serial Ports: Internal Clock	Switching	Requirements			<del>-</del>		<del></del>	<del>-</del>
TFS delay after TCLK <u>51/</u> (internally generated TFS)	<sup>t</sup> DFSI	See figure 4. 22	<u>'2</u> / <u>28</u> /	9, 10, 11	01,02		5	ns
TFS hold after TCLK <u>51/</u> (internally generated TFS)	tHOFSI	_				-1.5		_
Transmit data delay <u>51</u> / after TCLK	<sup>t</sup> DDTI		I		01		8	-
	<del>                                     </del>	-	I		02	<del>                                     </del>	8.25	-
Transmit data hold 51/ after TCLK	tHDTI	-	I		01,02	0		_
TCLK/RCLK width	tSCLKIW					(SCLK/2)-2.5	(SCLK/2)+2.5	
Serial Ports: Enable and Th	ree State S	witching Require	ements		<del>-</del>			<del>-</del>
Data enable from <u>51</u> / external TCLK	<sup>t</sup> DDTEN	See figure 4. 22	<u>'2</u> / <u>28</u> /	9, 10, 11	01,02	4.0		ns
Data disable from <u>51</u> / external TCLK	<sup>t</sup> DDTTE	_	I				11.5	_
Data enable from <u>51</u> / internal TCLK	<sup>t</sup> DDTIN	_	1			0		
Data disable from <u>51</u> / internal TCLK	<sup>t</sup> DDTTI	_	I				3	
TCLK/RCLK delay from	<sup>t</sup> DCLK		l		01		23 + 3DT/8	_
CLKIN		_	!		02		23.25+3DT/8	
SPORT disable after CLKIN	t <sub>DPTR</sub>		I		01,02		18	
See footnotes at end of table.		-		<b>—</b>	+	-	4	+

STANDARD
MODOCIDOUIT DDAWING
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-97507
	REVISION LEVEL A	SHEET 23

TABLE I. Electrical performance characteristics - Continued.							
Test	Symbol	subg	Group A Device subgroups types		Limits		Unit
		unless otherwise specified			Min	Max	
Serial Ports: Gated SCLK w	<u>ith Externa</u>	I TFS (Mesh Multiprocessing	ı)	1 1	П		
TFS setup before 52/ CLKIN	tSTFSCK	See figure 4. <u>22</u> /	9, 10, 11	01,02	5		ns
TFS hold afterCLKIN 52/	<sup>t</sup> HTFSCK				t <sub>CK</sub> /2		
Serial Ports: External Late F	rame Sync	Switching Requirements			+		
Data delay from late <u>53</u> / external TFS or RFS with	<sup>t</sup> DDTLFSE	See figure 4. <u>22</u> / <u>28</u> /	9, 10, 11	01		13.8	ns
MCE = 1, $MFD = 0$				02		17.5	
Data enable from late <u>53</u> / FS or MCE = 1, MFD = 0	t <sub>DDTENFS</sub>			01,02	3.5		
	ulatiom Tim	ning and Switching Requiren	nents	+	-		
TCK period	tTCK	See figure 4. <u>22</u> /	9, 10, 11	01,02	<sup>t</sup> CK		ns
TDI, TMS, setup before _TCK high	<sup>t</sup> STAP				5		
TDI, TMS, hold after _TCK high	<sup>t</sup> HTAP				6		_
Systems inputs setup <u>54</u> / _before TCK low	tssys				8		_
Systems inputs hold <u>54</u> / after TCK low	tHSYS				19		
JTAG Test Access Port Emi	ulatiom Tim	ning and Switching Requiren	<u>nents - Conti</u>	nued.	ı		
TRST pulse width	tTRSTW	See figure 4. <u>22</u> /	9, 10, 11	01,02	<sup>4t</sup> CK		ns
TD0 delay from TCK low before TCK low	<sup>t</sup> DTDO					13	_
Systems outputs delay <u>55</u> / _after TCK low	tDSYS					20	

3/ Applies to input pins: CLKIN, RESET, TRST.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 24

 <sup>1/</sup> Device type 01, -40° C ≤ T<sub>C</sub> ≤ +100° C and +3.15 V dc ≤ V<sub>DD</sub> ≤ +3.6 V dc, unless otherwise specified. Device type 02, -55° C ≤ T<sub>C</sub> ≤ +125° C and +3.13 V dc < V<sub>DD</sub> ≤ +3.47 V dc, unless otherwise specified.
 2/ Applies to input and bidirectional pins: DATA47-0, ADDR31-0, RD, WR, SW, ACK, SBTS, IRQy2-0, FLAGy0, FLAG1, FLAGY2, HBG, CSy, DMAR1, DMAR2, BR6-1, RPBA, CPAy, TFS0, TFS0, TFS91, RFS0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, DATA CRANCE (CPAY, TFS0, TFS0, TFS0) EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, BMSA, BMSBCD, TMS, TDI, TCK, HBR, DR0, DRy1, TCLK0, TCLKy1, RCLK0, RCLKy1. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.

### TABLE I. <u>Electrical performance characteristics</u> - Continued.


- 4/ Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAGy0, FLAG1, FLAGy2, TIMEXPy, HBG, REDY, DMAG1, DMAG2, BR6-1, CPAy, DTO, DTY1, TCLK0, TCLKy1, RCLK0, RCLKy1, TFS0, TFSy1, RFS0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, BMSA, BMSBCD, TDO, EMU. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- 5/ See "output drive currents" for typical drive current capabilities.
- 6/ Applies to input pins: IRQy2-0, CSy, EBOOTA, LBOOTA.
- 7/ Applies to input pins with internal pull-ups: DRy1, TDI.
- 8/ Individual signals tested to limits of I<sub>IH</sub> = 10 μA and I<sub>ILP</sub> = 150 μA at die level prior to assembly. At the module level, all eight DR0 and DRy1 inputs connected together are tested to limits of I<sub>IH</sub> = 80 μA and I<sub>II</sub> P = 1200 μA.
- 9/ Applies to bussed input pins: ACK, SBTS, HBR, DMAR1, DMAR2, RPBA, EBOOTBCD, LBOOTBCD, CLKIN, RESET, TCK.
- 10/ Applies to bussed input pins with internal pull-ups: DR0, TRST, TMS.
- 11/ Applies to three statable pins and bidirectional pins; FLAGy0, FLAGy2, BMSA, TD0, TFSy1, RFSy1. TFSy1 and RFSy1 are tested individually to the limits of I<sub>OZH</sub> = 10 μA and I<sub>OZL</sub> = 10 μA at die level. At the module level, eight pins connected together are tested to limits of I<sub>OZH</sub> = 80 μA and I<sub>OZL</sub> = 80 μA.
- 12/ Applies to three statable pins with internal pull-ups: DTy1, TCLKy1, RCLKy1. Individual signals tested to limit of  $I_{OZH} = 10 \,\mu\text{A}$  and  $I_{OZLS} = 150 \,\mu\text{A}$  at die level. At the module level, eight serial port pins connected together are tested to limits of  $I_{OZH} = 80 \,\mu\text{A}$  and  $I_{OZLS} = 1200 \,\mu\text{A}$ .
- 13/ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with a 2 kΩ resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership.)
- 14/ Applies to CPAy pin.
- 15/ Applies to bussed three statable pins and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG1, HBG, REDY, DMAG1, DMAG2, BMSBCD, TFS0, RFS0, BR5, BR6, EMU. (Note that ACK is pulled up internally with a 2 kΩ resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership.) HBG and EMU are not tested for leakage current. At the die level, component pins that make up TFS0 and RFS0 are tested to limits of  $I_{OZH} = 10 \, \mu A$  and  $I_{OZL} = 10 \, \mu A$ . At the module level, eight pins connected together are tested to limits of  $I_{OZH} = 80 \, \mu A$  and  $I_{OZL} = 80 \, \mu A$ .
- 16/ Applies to bussed three statable pins with internal pull-ups: DT0, TCLK0, RCLK0. At the module level, all eight DR0 and DRy1 inputs connected together are tested to limits of  $I_{OZH} = 80 \mu A$  and  $I_{OZLS} = 1200 \mu A$ .
- 17/ Applies to three statable pins with internal pull-downs: LyxDAT3-0, LyxCLK, LyxACK. Only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- 18/ Applies to ACK pin when keeper latch enabled.
- 19/ Applies to V<sub>DD</sub> pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from cache each internal memory block, and one DMA transfer occurring from/to internal memory at t <sub>CK</sub> = 25 ns for device type 01 and at t <sub>CK</sub> = 27 ns for device type 02.
- 20/ Applies to V<sub>DD</sub> pins. Idle denotes like device type state during execution of IDLE instruction.
- 21/ Nominal value of 15 pF derived through RC measurement.
- 22/ Timing test limits are target limits for the module, based on calculated predictions only. The module is 100% production tested, and the test limits are guaranteed by design/analysis, and characterization testing (at T<sub>A</sub> = 25°C) of the individual discrete mircocontrollers. (Device type 01: the limits shown are based on a CLKIN frequency of 40 MHz. DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns: DT = t<sub>CK</sub> 25 ns.) (Device type 02: the limits shown are based on a CLKIN frequency of 37 MHz. DT is the difference between the actual CLKIN period and a CLKIN period of 27 ns: DT = t<sub>CK</sub> 27 ns.) Link and serial ports: all are 100% tested at die level, serial ports are 100% AC tested at module level, only Link Port 4 from each processor is AC tested at module level, then link and serial ports are DC tested at module level.
- 23/ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable V<sub>DD</sub> and CLKIN (not including start-up time of external oscillator).
- 24/ Only required if multiple microcontrollers must come out of reset synchronous to CLKIN with program counters (PC) equal (i. e. for a SIMD system). Not required for multiple microcontrollers communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes it self automatically after reset.
- 25/ Only required for IRQx recognition in the following cycle.
- 26/ Applies only if tSIR and tHIR requirements are not met.
- 27/ Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>25</b>

## TABLE 1. <u>Electrical performance characteristics</u> - Continued.

- 28/ W = (number of wait states specified in WAIT register) times  $t_{CK}$ . HI =  $t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0). H = tCK (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).  $I = t_{CK}$  (if bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
- 29/ Data delay/setup: User must meet tDAD or tDRLD or synchronous specification tSSDATI.
- 30/ For MSx, SW, and BMS, the falling edge is referenced.
- $\overline{31}$ / Data hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous specification t<sub>HDATI</sub>. To determine system hold time, the data output hold time in a particular system, first calculate t<sub>DECAY</sub> = C<sub>L</sub>  $\Delta$ V / I<sub>L</sub>. Choose  $\Delta$ V to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C<sub>L</sub> is the total bus capacitance (per data line), and I<sub>L</sub> is the total leakage or three state current (per data line). The hold time will be tDECAY plus the minimum disable time (i. e. tHDWD for the write cycle).
- 32/ ACK delay/setup: User must meet tDSAK or tDAAK or synchronous specification tSACKC.
- 33/ To determine system hold time, the data output hold time in a particular system, first calculate tDECAY = CL ΔV / IL. Choose  $\Delta V$  to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical  $\Delta V$  is 0.4 volt.  $C_{\parallel}$  is the total bus capacitance (per data line), and  $I_{\parallel}$  is the total leakage or three state current (per data line). The hold time will be tDECAY plus the minimum disable time (i. e. tHDWD for the write cycle).
- 34/ tsrwli(min) = 9.5 + 5DT/16, when multiprocessor memory space wait state (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled,  $t_{SRWI}$  (min) = 4 + DT/8.
- 35/ tDACKAD is true only if the address and SW inputs have setup times (before CLKIN) greater than 10.5 + DT/8 and less than 18.5 + 3DT/4. If the address and SW inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with a M field match will respond with ACK reguardless of the state of MMSWS or strobes. A slave will three state ACK every cycle with tACKTR.
- 36/ For first asynchronous access after HBR and CS asserted, ADDR 31-0 must be a non-MMS value 1/2t<sub>CK</sub> before RD or WR goes low or by the the the goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted.
- 37/ Only required for recognition in the current cycle.
- 38/ CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
- 39/ (O/D) = open drain, (A/D) = active drain.
- ADDR 31-0 must be a non-MMS value 1/2t<sub>CK</sub> before RD or WR goes low or by t<sub>HBGRCSV</sub> after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. For address bits to be driven during asynchronous host accesses, see QML manufacturer.
- 41/ Strobes = RD, WR, SW, PAGE, and DMAG.
- 42/ In addition to bus master transition cycles, these specifications also apply to bus master and bus slave synchronous read/write.
- 43/ Memory interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, and BMS (in EPROM boot mode).
- 44/ Only required for recognition in the current cycle.
- 45/ t<sub>SDATDGL</sub> is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if DMARX low holds off completion of the write, the data can be driven tDATDRH after DMARX is brought high.
- 46/ tydatdeh is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then  $tVDATDGH = 7.5 + 9DT/16 + (n * t_{CK})$  where "n" equals the number of extra cycles that the access is prolonged.
- 47/ LACK will go low with tDLALC relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receivers link buffer is not about to fill.
- 48/ Only required for interrupt recognition in the current cycle.
- 49/ Reference to sample edge.
- 50/ RFS hold after RCK when MCE = 1, MFD = 0 is 0.5 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0.5 ns minimum from drive edge.
- 51/ Reference to drive edge.
- 52/ Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.
- 53/ MCE = 1, TFS enable and TFS valid follow today tod ĪRQ2-0, FLAG2-0, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, CLKIN, RESET.
- 55/ System outputs = DATA47-0, ADDR31-0, MS3-0, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAG1, DMAG2, BR6-1, CPA, FLAG2-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, BMS.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 26



# Case outline X - Continued.

Symbol	Millimeters		Inc	hes
	Min	Max	Min	Max
Α		4.06		0.160
A1	2.11	2.57	0.083	0.101
A2	0.08	0.33	0.003	0.013
b	0.15	0.25	0.006	0.010
С	0.10	0.17	0.004	0.0065
D/E		77.47		3.050
D1/E1	75.95	76.45	2.990	3.010
D2/E2	68.96	69.72	2.715	2.745
D3/E3	57.66	59.18	2.270	2.330
D4/E4	51.77	52.37	2.038	2.062
D5/E5	47.88	48.13	1.885	1.895
D6/E6	8.38	8.89	0.330	0.350
е	0.64 BSC		0.02	5 BSC
J		0.89		0.035

# NOTES:

- 1. The U.S. preferred system of measurement is the metric SI. This item was designed using inch-pound units of measurement. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall rule.
- 2. Pin numbers are for reference only.

FIGURE 1. Case outline(s) - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 28

Devi	ce types			018	and 02		
Case	outline				Χ		
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 42 43 44 44	WR RD GND CSAB CCSD GNBG RECLEOUTH ROLL CSSC CSND RECLEOUTH RESEAUCH RESEAU	45 46 47 48 49 55 55 55 55 55 56 66 66 67 71 77 77 77 77 77 77 77 77 77 77 77 77	GND RFSD1 RCLKD1 DRD1 TFSD1 TCLKD1 DTD1 VDD HBR DMAR1 DMAR2 SBTS BMSBCD SW GND MS0 MS1 MS2 MS3 VDD ADDR31 ADDR30 ADDR28 ADDR29 ADDR25 ADDR25 ADDR25 ADDR25 ADDR25 ADDR22 ADDR21 ADDR20 VDD ADDR21 ADDR20 ADDR21 ADDR21 ADDR10 ADDR16 ADDR17 GND ADDR16 ADDR16 ADDR17 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR17 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR16 ADDR17 ADDR16	89 91 93 94 95 97 98 99 100 103 104 105 107 108 109 111 113 115 116 117 1123 124 125 127 129 130 131 132	ADDR13 ADDR11 GND ADDR10 ADDR10 ADDR7 ADDR6 ADDR5 ADDR5 ADDR2 ADDR1 ADDR0 FLAGA0 FLAGB0 FLAGG0 FLAGG1 FLAGG0 FLAGG0 FLAGG1 FLAGG1 FLAGG0 FLAGG0 FLAGG0 FLAGG0 FLAGG0 FLAGG0 FLAGG1 FLAGG1 FLAGG1 FLAGG1 FLAGG1 FLAGG1 FLAGG1 FLAGG2 FLAGG0 FLAGG0 FLAGG0 FLAGG1 FLAGG2 FLAGG1 FLAGG	133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 160 161 162 163 164 165 169 170 171 172 173 174 175 176	IRQB0 IRQB1 IRQB1 IRQB2 GND IRQC1 IRQC2 IRQC0 IRQC1 IRQD1 IR

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 29

Device types			01and 02		
Case outline			Х		
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 211 212 213 214 215 216 217 218 219 220	LC4DAT2 LC4DAT3 GND LC3ACK LC3CLK LC3DAT0 LC3DAT1 LC3DAT3 VDD LC1ACK LC1CLK LC1DAT1 LC1DAT2 LC1DAT3 GND LB4ACK LB4DAT0 LB4DAT1 LB4DAT2 LB4DAT3 VDD LB3ACK LB3DAT3 LB3DAT1 LB3DAT1 LB3DAT2 LB3DAT3 GND LB1ACK LB3DAT1 LB4DAT2 LB4DAT2 LB4DAT3 LB3DAT1 LB3DAT1 LB3DAT1 LB3DAT3 LB1DAT3 LB1CK LB1CLK LB1DAT0 LB1DAT1 LB1DAT2 LB1DAT3 LB4ACK LA4CK LA4DAT3 LA4DAT3	221 222 223 224 225 226 227 228 230 231 232 233 234 235 237 238 239 240 241 242 243 244 245 250 251 252 253 256 257 258 259 261 262 263 264	GND LA3ACK LA3CLK LA3CLK LA3DAT1 LA3DAT2 LA3DAT3 VDD LA1ACK LA1CLK LA1CLK LA1DAT0 LA1DAT1 LA1DAT2 LA1DAT3 GND DATA4 DATA5 DATA6 DATA4 DATA5 DATA6 DATA7 GND DATA4 DATA10 DATA11 VDD DATA11 VDD DATA11 VDD DATA12 DATA13 DATA13 DATA15 GND DATA11 DATA12 DATA13 DATA13 DATA14 DATA15 GND DATA12 DATA13 DATA15 GND DATA11 DATA12 DATA13 DATA14 DATA15 GND DATA11 DATA15 GND DATA11 DATA12 DATA13 DATA11	265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308	GND DATA24 DATA25 DATA26 DATA26 DATA27 VDD DATA28 DATA30 DATA31 GND DATA33 DATA33 DATA34 DATA35 VDD DATA36 DATA37 DATA38 DATA39 GND DATA41 CLKIN GND DATA41 CLKIN GND DATA44 DATA45 DATA45 DATA45 DATA44 DATA45 DATA46 DATA47 GND DATA47 GND DATA44 DATA47 GND DATA44 DATA45 DATA44 DATA45 DATA46 DATA47 GND DATA44 DATA46 DATA47 GND DATA47 GND DATA46 DATA47 GND DATA46 DATA47 GND DATA47 GND DATA46 DATA47 GND DATA46 DATA47 GND DATA47 GND DATA46 DATA47 GND DATA47 GND DATA46 DATA47 GND DATA46 DATA47 GND DATA47 GND DATA46 DATA47 GND DATA47 G

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 30







FIGURE 3. Block diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	<b>31</b>





FLAG OUTPUT






MEMORY READ - BUS MASTER

FIGURE 4. Timing waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 33



MEMORY WRITE - BUS MASTER

FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 34



SYNCHRONOUS READ/WRITE - BUS MASTER

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 35





FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 36






FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	38




FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 39







FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>40</b>







LINK PORT ENABLE OR THREE STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.






FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>41</b>

### EXTERNAL RFS WITH MCE = 1, MFD = 0



#### LATE EXTERNAL TFS




EXTERNAL LATE FRAME SYNC

### NOTE:

1. RFS hold after RCLK when MCE = 1, MFD = 0 is 0.5 ns minimum from drive edge. TFS hold after TCLK for late external TFS is 0.5 ns minimum form drive edge.

FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>42</b>



TCLK,RCLK SPORT DISABLE DELAY TFS,RFS,DT FROM INSTRUCTION <sup>t</sup> DCLK APPLIES ONLY TO GATED SERIAL CLOCK TCLK([NT) MODE WITH EXTERNAL TFS, AS USED IN RCLK(INT) SERIAL PORT SYSTEM I/O FOR MESH MULTIPROCESSING. LOW TO HIGH ONLY

SERIAL PORTS

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 43






FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>44</b>



### OUTPUT ENABLE/DISABLE



EQUIVALENT DEVICE LOADING FOR AC MEASUREMENTS (INCLUDES ALL FIXTURES)



VOLTAGE REFERENCE LEVELS FOR AC MEASUREMENTS (EXCEPT OUTPUT ENABLE/DISABLE)

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>45</b>

#### TABLE II. Electrical test requirements.

MIL-PRF-38534 test requirements	Subgroups (in accordance with MIL-PRF-38534, group A test table)
Interim electrical parameters	Paragraph 4.2.b
Final electrical parameters	Paragraph 4.2.b*, 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11
Group C end-point electrical parameters	1, 7, 9
MIL-STD-883, group E end-point electrical parameters for RHA devices	Subgroups** (in accordance with method 5005, group A test table)

- \* PDA applies to paragraph 4.2.b, functional testing.
- \*\* When applicable to this standard microcircuit drawing, the subgroups shall be defined.
- 4.3 <u>Conformance and periodic inspections</u>. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534 and as specified herein.
  - 4.3.1 Group A inspection (CI). Group A inspection shall be in accordance with MIL-PRF-38534 and as follows:
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 4, 5, and 6 shall be omitted.
    - c. Subgroups 7 and 8 shall include verification of the functionality of the device.
  - 4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.
  - 4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. Steady-state life test, method 1005 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
      - (2)  $T_C$  as specified in accordance with table I of method 1005 of MIL-STD-883.
      - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 46

- 4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.
- 4.3.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels shall be M, D, R, and H. RHA quality conformance inspection sample tests shall be performed at the RHA level specified in the acquisition document.
  - a. RHA tests for levels M, D, R, and H shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
  - b. End-point electrical parameters shall be as specified in table II herein.
  - c. Prior to total dose irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
  - d. The devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38534 for RHA level being tested, and meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5 percent, after exposure.
  - e. Prior to and during total dose irradiation testing, the devices shall be biased to establish a worst case condition as specified in the radiation exposure circuit.
  - f. For device classes H and K, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for device construction.
  - g. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - PACKAGING
  - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38534.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-7603.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P. O. Box 3990, Columbus, Ohio 43216-5000, or telephone (614) 692-0512.
- 6.6 <u>Sources of supply</u>. Sources of supply are listed in QML-38534. The vendors listed in QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-97507
		REVISION LEVEL A	SHEET <b>47</b>

# TABLE III. Pin functions.

Terminal symbol	Type <u>1</u> /	Function
ADDR31-0	I/O/T	External Bus Address. (Common to all processors). The module outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/writes on the internal memory or IOP registers of slave processors. The module inputs addresses when a host processor or multiprocessing bus master is reading or writing the internal memory or IOP registers of internal processors.
DATA47-0	I/O/T	External Bus DATA. (Common to all processors). The module inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47 - 16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47 - 8 of the bus. 16-bit short word data is transferred over bits 31 - 16 of the bus. In PROM boot mode, 8-bit data is transferred over bis 23 - 16. Pull-up resistors on unused DATA pins are not necessary.
<u>M</u> S3-0	О/Т	Memory Select Lines. (Common to all processors). These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the individual processors system control registers (SYSCON). The MS3-0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS3-0 lines are inactive; they are active, however, when a conditional memory access instruction is excuted, whether or not the condition is true. MS0 can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In multiprocessing system, the MS3-0 lines are output by the bus master.
RD	I/O/T	Memory Read Strobe. (Common to all processors). This pin is asserted (low) when the processor reads from external devices or when the internal memory of inter <u>nal</u> processors is being accessed. External devices (including other processors) <u>must assert RD</u> to read from the processors internal memory. In a multiprocessing system, RD is output by the bus master and is input by all other processors.
WR	I/O/T	Memory Write Strobe. (Common to all processors). This pin is asserted (low) when the processor writes from external devices or when the internal memory of inter <u>nal</u> processors is being accessed. External devices (including other processors) <u>mu</u> st assert WR to write from the processors internal memory. In a multiprocessing system, WR is output by the bus master and is input by all other processors.
PAGE	O/T	DRAM Page Boundary. (Common to all processors). The module asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the individual processor's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master.
ADRCLK	O/T	Clock Output Reference. (Common to all processors). In a multiprocessing system, ADRCLK is output by the bus master.
sw	I/O/T	Synchronous Write Select. (Common to all processors). This signal is used to interface the processor to synchronous memory devices (including other processors). The module asserts $\underline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\underline{WR}$ is not later asserted (e.g. in a conditional write instruction). In a multiprocessing system, $\underline{SW}$ is output by the bus master and is input by all other processors to detemine if the multiprocessor memory access is a read or write. $\underline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to module.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-97507
		REVISION LEVEL A	SHEET 48

Terminal symbol	Type <u>1</u> /	Function
ACK	I/O/S	Memory Acknowledge. (Common to all processors). External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The module deasserts ACK, as an output, to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave processor deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.
SBTS	I/S	Suspend Bus Three State. (Common to all processors). External devices can assert SBTS (low) to place the external bus address, data, selects, and strobes in a high impedence state for the following cycle. If the module attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from the host processor/ the module deadlock, or used with a DRAM controller.
HBR	I/A	Host Bus Request. (Common to all processors). Mu <u>st be</u> asserted by a host processor to request control of the module's external bus. When HBR is asserted in a <u>multiprocessor</u> system, the processor that is bus master will relinquish the bus and assert HBG. To relinquish the bus, <u>the</u> processor places the address, data, select, a <u>nd</u> strobe lines in a high impedance state. HBR has priority over all processor bus requests (BR 6-1) in a multiprocessing system.
HBG	I/O	Host Bus Grant. (Common to all processors). Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the module until HBR is released. In a multiprocessing system, HBG is output by the processor bus master and is monitored by all others.
CSA	I/A	Chip Select. Asserted by host processor to select processor-A.
CSB	I/A	Chip Select. Asserted by host processor to select processor-B.
CSC	I/A	Chip Select. Asserted by host processor to select processor-C.
CSD	I/A	Chip Select. Asserted by host processor to select processor-D.
REDY (O/D)	0	Host Bus Acknowledge. (Common to all processors). The module deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSON register of indiviual processors to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted.
BR6-1	I/O/S	Multiprocessing Bus Requests. (Common to all processor). Used by multiprocessing processors to arbitrate for bus mastership. A processor only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessing system with less than six processors the unused BRx pins should be pulled high; BR4-1 must not be pulled high or low because they are outputs.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-97507
		REVISION LEVEL A	SHEET <b>49</b>

Terminal symbol	Type <u>1</u> /	Function	
RPBA	I/S	Rotating Priority Bus Arbitration Select. (Common to all processors). When RPBA is high, rotating priority fot multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every processor. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every processor.	
CPAy (O/D)	I/O	Core Priority Access (y=processor-A, -B, -C, -D). Asserting its $\overline{\text{CPA}}$ pin allows the core processor of a <u>bus</u> slave to interrupt background DMA transfers and gain access to the external bus. CPA is an open d <u>rain</u> output that is connected to all processors in the system, if this function is <u>requi</u> red. The CPA pin of each internal processor is brought out individually. The CPA pin ha <u>s an</u> internal 5 kohm pull-up resistor. If core access priority is not required in a system, the CPA pin should be left unconnected.	
DT0	O/T	Data Transmit (Common serial ports 0 to all processors, TDM). DT pin has four parallel 50 kohm internal pull-up resistors.	
DR0	I	Data Receive (Common serial ports 0 to all processors, TDM). DR pin has four parallel 50 kohm internal pull-up resistors.	
TCLK0	I/O	Transmit Clock (Common serial ports 0 to all processors, TDM). TCLK pin has four parallel 50 kohm internal pull-up resistors.	
RCLK0	I/O	Receiver Clock (Common serial ports 0 to all processors, TDM). RCLK pin has four parallel 50 kohm internal pull-up resistors.	
TFS0	I/O	Transmit Frame Sync (Common serial ports 0 to all processors, TDM).	
RFS0	I/O	Receiver Frame Sync (Common serial ports 0 to all processors, TDM).	
DTy1	О/Т	Data Transmit (Serial port 1 individual from processor-A, -B, -C, -D). Each DT pin has a 50 kohm internal pull-up resistor.	
DRy1	I	Data Receive (Serial port 1 individual from processor-A, -B, -C, -D). Each DR pin has a 50 kohm internal pull-up resistor.	
TCLKy1	I/O	Transmit Clock (Serial port 1 individual from processor-A, -B, -C, -D). Each TCLK pin has a 50 kohm internal pull-up resistor.	
RCLKy1	I/O	Receive Clock (Serial port 1 individual from processor-A, -B, -C, -D). Each RCLK pin has a 50 kohm internal pull-up resistor.	
TFSy1	I/O	Transmit Frame Sync (Serial port 1 individual from processor-A, -B, -C, -D).	
RFSy1	I/O	Receive Frame Sync (Serial port 1 individual from processor-A, -B, -C, -D).	
FLAGy0	I/O/A	Flag Pins, 2/. (FLAG0 individual from processor-A, -B, -C, -D). Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-97507
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 50

Terminal symbol	Type <u>1</u> /	Function
FLAG1	I/O/A	Flag Pins, 2/. (FLAG1 common to all processors). Configured by control bits internal to individual processors as either an input or output. As an input it can be tested as a condition. As an output, it can be used to signal external peripherals.
FLAGy2	I/O/A	FLAG Pins, 2/. (FLAG2 individual from processor-A, -B, -C, and -D). Each is configured by control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
ĪRQy2-0	I/A	Interrupt Request Lines. (Individual IRQ2-0 from y = processor-A, -B, -C, -D). May be either edge-triggered or level-sensitive.
DMAR1	I/A	DMA Request 1 (DMA Channel 7). Common to processor-A, -B, -C, -D.
DMAR2	I/A	DMA Request 1 (DMA Channel 8). Common to processor-A, -B, -C, -D.
DMAG1	O/T	DMA Grant 1 (DMA Channel 7). Common to processor-A, -B, -C, -D.
DMAG2	O/T	DMA Grant 2 (DMA Channel 8). Common to processor-A, -B, -C, -D.
LyxCLK	I/O	Link Port Clock (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), $\underline{3}$ /. Each LyxCLK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.
LyxDAT3-0	I/O	Link Port Data (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), 3/. Each LyxDAT pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.
LyxACK	I/O	Link Port Acknowledge (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), 3/. Each LyxACK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.
BMSA	I/O/T <u>4</u> /	Boot Memory Select. Output: Used as chip select for boot <u>EPROM</u> devices (when EBOOTA = 1, LBOOTA = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-A will begin executing instructions from external memory. See table in note 4. This input is a system configuration selection which should be hardwired.
EBOOTA	ı	EPROM Boot Select. (processor-A) When EBOOTA is high, processor- <u>A is configured for booting from an 8-bit EPROM</u> . When EBOOTA is low, the LBOOTA and BMSA inputs determine booting mode for processor-A. See table in note 4. This signal is a configuration selection which should be hardwired.
LBOOTA	I	Link Boot. When LBOOTA is high, processor-A is configured for link port booting. When LBOOTA is low, processor-A is configured for host processor booting or no booting. See table in note 4. This signal is a system configuration selection which should be hardwired.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-97507
		REVISION LEVEL A	SHEET 51

Terminal symbol	Type <u>1</u> /	Function
EBOOTBCD	l	EPROM Boot Select. (Common to processor-B, -C, -D). When EBOOTBCD is high, processor-B, -C, -D are configured for booting from an 8-bit EPROM. When EBOOTBCD is low, the LBOOTBCD and BMSBCD inputs determine booting mode for processor-B, -C, and -D. See table in note 4. This signal is a system configuration selection which should be hardwired.
LBOOTBCD	l	LINK Boot. (Common to processor-B, -C, -D). When LBOOTBCD is high, processor-B, -C, -D are configured for link port booting. When LBOOTBCD is low, multiprocessor-B, -C, -D are configured for host processor booting or no booting. See table in note 4. This signal is a system configuration selection which should be hardwired.
BMSBCD	I/O/T <u>4</u> /	Boot Memory Select. Output: Used as chip select for boot EPROM devices (when EBOOTBCD = 1, LBOOTBCD = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-B, -C, -D will begin executing instructions from external memory. See table in note 4. This input is a system configuration selection which should be hardwired.
TIMEXPy	0	Timer Expired. (Individual TIMEXP from $y = processor-A, -B, -C, -D$ ). Asserted for four cycles when the timer is enabled and $t_{Count}$ decrements to zero.
CLKIN	I	Clock In. (Common to all processors). External clock input to the module. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.
RESET	I/A	Module Reset. (Common to all processors). Resets the module to a known state. This input must be asserted (low) at power-up.
TCK	I	Test Clock (JTAG). (Common to all processors). Provides an asynchronous clock for JTAG boundary scan.
TMS	I/S	Test Mode Select (JTAG). (Common to all processors). Used to control the test state machine. TMS has four parallel 20 kohm internal pull-up resistors.
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic chain starting at processor-A. TDI has a 20 kohm pull-up resistor.
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan chain path, from processor-D.
TRST	I/A	Test Reset (JTAG). Common to all processors). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the module. TRST has four parallel 20 kohm internal pull-up resistors.
EMU(O/D)	0	Emulation Status. (Common to all processors). Pin 118 must be connected to the module's target board test connector only.
VDD	Р	Power Supply. Nominally +3.3 V dc (26 pins).
GND	G	Power supply returns. The lid to the module is electrically connected to GND.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-97507
		REVISION LEVEL A	SHEET 52

#### NOTES:

1/ Type: A = asynchronous, A/D = active drive, G = G = ground, G = G = output, O/D= open drain, P = power supply, S = synchronous, T = three state (when SBTS is asserted, or when the module is a bus slave).

Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN(or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR31-0, DATA47-0, FLAG2-0, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, Dtx, Drx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS, and TDI) - these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

ID pins are hardwired internally.

- 2/ FLAG3 is connected internally, common to processor-A, -B, -C, and -D.
- 3/ LINK PORTS 0, 2, and 5 are connected internally between processors -A, -B, -C, and -D.
- 4/ Three statable only in EPROM boot mode (when BMS is an output).

EBOOT	LBOOT	BMS	Booting Mode
1	0	output	EPROM (connect BMS to EPROM chip select)
0	0	1 (input)	Host processor
0	1	1 (input)	Link port
0	0	0 (input)	No booting. Processor executes from external memory.
0	1	0 (input)	Reserved
1	1	x (input)	Reserved

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-97507
		REVISION LEVEL A	SHEET 53

#### STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 98-12-10

Approved sources of supply for SMD 5962-97507 are listed below for immediate acquisition only and shall be added to QML-38534 during the next revision. QML-38534 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of QML-38534.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9750701HXC	34031	AD14060LBF/QML-4
5962-9750702HXC	34031	AD14060LTF/QML-4

- 1/ The lead finish shown for each PIN, representing a hermetic package, is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>Orange</u> 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

34031 Analog Devices Incorporated 7910 Triad Center Drive Greenboro, NC 27409-9605

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.