











TPS61291

SLVSBX9A - SEPTEMBER 2014 - REVISED SEPTEMBER 2014

TPS61291 Low Ig Boost Converter with Bypass Operation

Features

- Input Voltage Range 0.9V to 5V
- Startup Voltage 1.5V at 20mA Load
- Pin Selectable Output Voltages: 3.3V, 3V, 2.5V
- 15nA typical Quiescent Current in Bypass Mode
- 5.7µA typical Quiescent Current in Boost Mode
- Bypass Switch from VIN to VOUT
- $I_{OUT} > 200 \text{mA}$ at 3.3V V_{OUT} , $V_{IN} = 1.8 \text{V}$
- Internal Feedback Divider Disconnect (Bypass Mode)
- Controlled Bypass Transition Prevents Reverse Current into Battery
- Power-Save Mode at Light Loads
- Overtemperature Protection
- Redundant Overvoltage Protection
- Small 2mm x 2mm SON 6-pin package

Applications

- Metering (Gas, Water, Smart Meters)
- Remote Controls
- Home Security / Home Automation
- Single 3V Li-MnO₂ or 2 x 1.5V Alkaline Cell **Powered Applications**

3 Description

The TPS61291 is a boost converter with pin selectable output voltages and an integrated bypass mode. In bypass operation, the device provides a direct path from the input to the system and allows a low power micro controller (MCU) such as the MSP430 to operate directly from a single 3V Li-MnO2 battery or dual alkaline battery cells.

In bypass mode the integrated feedback divider network for boost mode operation is disconnected from the output and the quiescent current consumption drops down to only 15nA (typical).

In boost mode the device provides a minimum output current of 200mA at 3.3V V_{OUT} from 1.8V V_{IN}. The boost mode is used for system components which require a regulated supply voltage and cannot directly operate from the input source. The boost converter is current-mode controller based on а synchronous rectification to obtain maximum efficiency and consumes typically 5.7uA from the output. During startup of the boost converter, the VSEL pin is read out and the integrated feedback network sets the output voltage to 2.5V, 3V or 3.3V.

Bypass mode or boost mode operation is controlled by the system via the EN/BYP pin.

The device integrates an enhanced bypass mode control to prevent charge, stored in the output capacitor during boost mode operation, from flowing back to the input and charging the battery.

The device is packaged in a small 6-pin SON package (DRV) measuring 2.0mm × 2.0mm x 0.75mm.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61291	SON (6)	2.00 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic and Efficiency Curves






Table of Contents

1 2 3	Features 1 Applications 1 Description 1	7.4 Device Functional Modes
4	Revision History	9 Power Supply Recommendations16
5 6	Pin Configuration and Functions	10 Layout
·	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines
	6.3 Recommended Operating Conditions 4 6.4 Thermal Information 4 6.5 Electrical Characteristics 5 6.6 Typical Characteristics 6	11 Device and Documentation Support 17 11.1 Device Support 17 11.2 Documentation Support 17 11.3 Trademarks 17
7	Detailed Description 7 7.1 Overview 7 7.2 Functional Block Diagram 7 7.3 Feature Description 7	11.4 Electrostatic Discharge Caution


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Original (September 2014) to Revision A	Page
•	Changed "Bypass Mode Operation" description	<u>9</u>
•	Added sub-section "Controlled Transition into Bypass Mode"	g
•	Added NOTE to the "Application and Implementation" section.	10
•	Changed "List of Inductors" table	11



5 Pin Configuration and Functions



Pin Functions

PI	IN	1/0	DECORIDATION
NAME	NO.	I/O	DESCRIPTION
SW	1	I	Switch node of the converter. Connect the inductor between this pin and the input capacitor $C_IN.$
VOUT	2	0	Boost converter output. Connect the output capacitor C_{OUT} between this pin and GND close to the device.
VIN	3	PWR	Input voltage supply pin for the boost converter. Connect the input capacitor C_{IN} between this pin and GND as close as possible to the device.
EN/BYP	4	1	Control pin of the device. A high level enables the boost mode operation. A low level disables the boost converter and enables bypass mode operation. EN/BYP must be actively terminated high or low. Usually, this pin is controlled by the MCU in the system.
VSEL	5	1	Output voltage selection pin. The logic level of this pin is read out during startup and internally latched. Connect this pin only to GND, VOUT, or leave it floating.
GND	6	PWR	Ground pin of the device.
EXPOSED THERMAL PAD		NC	Not electrically connected to the IC, but must be soldered to achieve specified thermal performance. Connect this pad to the GND pin and use it as a central GND plane.

Output Voltage Setting

EN/BYP Pin	VSEL Pin at Startup	V _{OUT}	Mode
high	GND	3.3V	Boost Mode Operation
high	VOUT	3.0V	
high	floating	2.5V	
low	GND / VOUT / floating	V _{OUT} = V _{IN} (Bypass Mode)	Bypass Mode Operation



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Pin Voltage Range (2)	VIN	-0.3	5.5	
	SW	-0.3	7	
	EN/BYP, VOUT	-0.3	5.5	V
	VSEL	-0.3	VOUT + 0.3V	
Output Current	In Bypass Operation (EN/BYP = GND)		250	mA
T _J	Maximum Junction Temperature	-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal GND.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range			150	°C
V	Electrostatic discharge	Human body model (HBM) per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2	2	14)/
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-0.5	0.5	kV

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Supply voltage for startup	1.5		
Ì	Supply voltage range (once device has started)	0.9	5	V
	Supply voltage range for step up conversion (once device has started)	0.9	V_{OUT}	
T_A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	, ,

6.4 Thermal Information

		TPS61291	
	THERMAL METRIC ⁽¹⁾	DRV (2x2 SON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	71.2	
R ₀ JCtop	Junction-to-case (top) thermal resistance	93.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	46.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.5	- C/VV
ΨЈВ	Junction-to-board characterization parameter	41.1	
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	11.1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.




6.5 Electrical Characteristics

 $T_A = -40$ °C to 85 °C. Typical values are at $T_A = 25$ °C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	(
V _{IN}	Startup voltage		V _{OUT} = 3.3V, I _{OUT} = 20mA			1.5	V
	Input voltage range		Operating voltage range	0.9		5	V
ΙQ	Quiescent current in boost mode	VIN	$I_{OUT} = 0$ mA, $V_{EN/BYP} = V_{IN} = 1.8$ V, $V_{OUT} =$		0.4	1.5	μΑ
		VOUT	3.3V, device not switching		5.7	9	
	Quiescent current in bypass mode	VIN	V _{EN/BYP} = low, V _{IN} = 3 V, I _{OUT} = 0 mA		0.015	0.5	
I _{LkSW}	Leakage current into SW		$V_{EN/BYP} = Iow, V_{IN} = 1.2 \text{ V}, V_{SW} = 1.2 \text{ V}$		0.01	0.5	μΑ
V_{UVLO}	Undervoltage lockout threshold		V _{IN} decreasing		0.65	0.9	V
	Overtemperature protection		T _J rising		140		°C
	Overtemperature hysteresis				20		°C
INPUTS							
I _{IN}	EN/BYP, input current		EN/BYP = low or EN/BYP = V _{IN}		0.01	0.1	μA
V _{IL}	EN/BYP, input low voltage		V _{IN} ≤ 1.5 V			0.2 × V _{IN}	V
			5 V > V _{IN} > 1.5 V			0.3	
V _{IH}	EN/BYP, input high voltage		V _{IN} ≤ 1.5 V	0.8 × V _{IN}			V
			5 V > V _{IN} > 1.5 V	1.2			
V_{IL}	VSEL, input low voltage		$V_{EN/BYP} = high$			0.3	V
V_{IH}	VSEL, input high voltage		$V_{EN/BYP} = high$	V _{OUT} - 0.3			V
I _{IN}	VSEL, input current		V _{EN/BYP} = high, VSEL = VOUT = 3V		0.01	0.1	μΑ
POWER	SWITCHES						
	Rectifying switch on resistance		V _{OUT} = 3.3 V		0.6		Ω
R _{DS(ON)}	Main switch on resistance		V _{OUT} = 3.3 V		0.4		Ω
	Bypass switch on resistance		$V_{IN} = 1.8V$, $I_{OUT} = 50$ mA, EN/BYP = low		1.2		Ω
I _{SW}	Switch current limit		$V_{OUT} = 3.3V$	700	1000	1300	mA
OUTPUT	Г						
	Output voltage accuracy		$V_{IN} = 1.8V$, $I_{OUT} = 10$ mA, $V_{OUT} 3.3V$, $3.0V$, $2.5V$, $EN/BYP = high$	-2	+1	+4	%
V_{OUT}	Line regulation		V_{OUT} = 3.3V, V_{IN} = 2V to 3.0V, I_{OUT} = 50 mA, EN/BYP = high		+0.15		%/V
	Load regulation		V_{IN} = 2V, V_{OUT} = 3.3V, I_{OUT} = 1 mA to 200 mA, EN/BYP = high		-0.007		%/mA
V _{OVP}	Output overvoltage protection		V _{OUT} rising, EN/BYP = high		5.4		V



6.6 Typical Characteristics






7 Detailed Description

7.1 Overview

The TPS61291 provides two operating modes: high efficiency boost mode to generate an output voltage higher than the input voltage and bypass mode, which connects the output of the device directly to the input.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Bypass / Boost Mode Operation EN/BYP

The EN/BYP pin selects the operating mode of the device. With the EN/BYP pin pulled low, the device operates in bypass mode. With a high level on the EN/BYP pin, the device operates as a boost converter. The EN/BYP pin is usually controlled by an I/O pin of a MCU, powered from the output of the TPS61291 and should not be left floating. See Figure 8. See also sections Boost Mode Operation and Bypass Mode Operation for more detailed descriptions.

Feature Description (continued)

7.3.2 Output Voltage Selection VSEL

In boost mode operation, the device supports three internally set output voltages: 2.5V, 3V and 3.3V. Leaving the VSEL pin open sets the output voltage to 2.5V, VSEL = VOUT to 3.0V and VSEL= GND to 3.3V. The VSEL pin condition is detected during the startup of the boost converter and internally latched. For proper operation, it must be connected to either GND, VOUT or left floating. Depending on the VSEL condition, an integrated feedback divider network is selected. Changing the VSEL pin condition during operation does not change the output voltage.

7.3.3 Feedback Divider Disconnect

In boost mode operation, the integrated feedback divider network, which is required for regulation, is connected to the VOUT pin. To achieve the low quiescent current in bypass mode, the integrated feedback divider network is disconnected from the output pin VOUT.

7.3.4 Undervoltage Lockout

An undervoltage lockout function stops the operation of the boost converter if the input voltage drops below the undervoltage lockout threshold. This function is implemented in order to prevent malfunction of the boost converter. The undervoltage lockout function has no control of the bypass switch.

7.3.5 Overtemperature Protection

The device has a built-in temperature sensor which monitors the internal junction temperature in boost mode operation. If the junction temperature exceeds the threshold (140 °C typical), the device stops operating. As soon as the junction temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the overtemperature threshold. The overtemperature protection is not active in bypass mode operation.

7.3.6 Overvoltage Protection

In boost mode operation (EB/BYP = high), the device features a redundant over voltage protection circuit (OVP), which is independent from the reference, the regulation loop and feedback divider network. The redundant over voltage protection circuit limits the output voltage to typically 5.4V. The over voltage protection can only limit the output voltage in boost mode operation, when the input voltage V_{IN} is smaller than the output voltage V_{OUT} .

7.4 Device Functional Modes

7.4.1 Boost Mode Operation

The device is enabled and operates in boost mode operation when the EN/BYP pin is set high. The bypass switch is turned off once the boost converter has started switching.

In boost mode operation, the device is controlled by a hysteretic current mode controller. This controller regulates the output voltage by keeping the inductor ripple current constant in the range of 300 mA and adjusting the offset of this inductor current depending on the output load. If the required average input current is lower than the average inductor current defined by this constant ripple, the inductor current goes discontinuous to keep the efficiency high at low load conditions. To achieve high efficiency, the power stage is realized as a synchronous boost topology.




Figure 7. Hysteretic Current Operation



Device Functional Modes (continued)

The output voltage V_{OUT} is monitored via the integrated feedback network which is connected to the voltage error amplifier. To regulate the output voltage, the voltage error amplifier compares this feedback voltage to the internal voltage reference and adjusts the required offset of the inductor current accordingly.

The hysteretic current mode architecture allows fast response to load variations.

7.4.2 Bypass Mode Operation

The TPS61291 includes a P-channel MOSFET (Bypass Switch) between the VIN and VOUT pins. When the IC is disabled (EN/BYP = low), bypass mode is activated to provide a direct, low impedance connection from the input voltage (at the VIN pin) to the load (V_{OUT}). The bypass switch is not impacted by undervoltage lockout, or thermal shutdown. The bypass switch is not current-limit controlled. In bypass operation, the OVP circuit is disabled.

7.4.3 Controlled Transition into Bypass Mode

When changing from boost mode into bypass mode, the output capacitor is usually charged up to a higher voltage than the battery voltage V_{BAT} . In order to prevent current flowing from the output capacitor C_{OUT} via the bypass switch into the battery (reverse battery current), the internal bypass control circuit delays the bypass switch activation until the output voltage V_{OUT} has decreased to the input voltage level.

7.4.4 Operation at Output Overload

If the peak inductor current reaches the internal switch current limit threshold in boost mode operation, the main switch is turned off to stop a further increase of the input current. In this case the output voltage will decrease since the device cannot provide sufficient power to maintain the set output voltage. If the output voltage drops below the input voltage, the backgate diode of the rectifying switch gets forward biased and current starts to flow through it. Because this diode cannot be turned off, the load current is only limited by the remaining DC resistance. As soon as the overload condition is removed, the converter automatically resumes normal operation and enters the appropriate soft start mode depending on the operating conditions.

7.4.5 Startup

After the EN/BYP pin is tied high, the device starts to operate. If the input voltage is not high enough to supply the control circuit properly, a startup oscillator starts to operate the switches. During this phase, the switching frequency is controlled by the oscillator and the switch current is limited. As soon as the device has built up the output voltage to about 1.8 V, high enough for supplying the control circuit, the device switches to its normal hysteretic current mode operation.



8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS61291 is a boost converter with pin selectable output voltages and an integrated bypass mode. In bypass operation, the device provides a direct path from the input to the system and allows a low power micro controller (MCU) to operate directly from a single 3V Li-MnO2 battery or dual alkaline battery cells. In bypass mode, the quiescent current consumption is typically only 15nA and supports low power modes of MCUs such as the MSP430. In boost mode operation, the device provides a regulated output voltage (e.g. 3.3V) to supply circuits which require a higher voltage than provided by the battery. See Figure 8.

The device also extends battery life in applications which can run partially directly from the battery, but need a boost conversion to maintain sufficient system voltage when the battery voltage drops due to discharge. In this case, the system runs off the battery in bypass mode operation until the battery voltage trips the minimum system operating voltage. Then the system turns on the boost converter, providing a sufficient output voltage down to the cut off voltage of the battery. See Figure 9 and Figure 26.

8.2 Typical Application




Figure 8. Typical Application Circuit with Regulated 3.3V VOUT / VBAT




Figure 9. Bypass Mode / Boost Mode Operation to Maintain Sufficient System Voltage

8.2.1 Design Requirements

The TPS61291 is a highly integrated boost converter. The output voltage is set internally via a VSEL pin without any additional components. For operation, only an input capacitor, output capacitor, and an inductor are required. Table 1 shows the components used for the application characteristic curves.



Typical Application (continued)

Table 1. Components for Application Characteristic Curves⁽¹⁾

Reference	Description	Value	Manufacturer	
TPS61291	Low Iq Boost Converter with Bypass Operation		Texas Instruments	
C _{IN}	Input capacitor	10μF	Murata	GRM219R61A106KE44D
C _{OUT}	Output capacitor	22μF	Murata	GRM21BR60J226ME39L
L	Inductor	3.3μΗ	Coilcraft	LPS3314 3R3

⁽¹⁾ See the Third-Party Products Disclaimer in the Device Support section.

8.2.2 Detailed Design Procedure

The external components have to fulfill the needs of the application but also the stability criteria of the device's control loop. The TPS61291 is optimized to work within a range of L and C combinations. The LC output filter inductance and capacitance must be considered together. The output capacitor sets the corner frequency of the converter while the inductor creates a Right-Half-Plane-Zero degrading the stability of the converter. Consequently with a larger inductor a bigger capacitor has to be used to guarantee a stable loop. Table 2 shows the output filter component selection.

Table 2. Recommended LC Output Filter Combinations

Output voltage	Inductor value [μH] ⁽¹⁾		Output capacitor value [μF] ⁽²⁾			
[V]	inductor value [μπ] ^(*)	22	22 + 10	2 x 22		
22/20	3.3	√(3)	√	√		
3.3 / 3.0	4.7			√		
0.5	2.2	√	√	√		
2.5	3.3		√(3)	√		

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) This LC combination is the standard value and recommended for most applications.

8.2.2.1 Inductor Selection

The device is optimized to operate with a $3.3\mu H$ inductor value. Other inductor values can be used, per Table 2. The maximum inductor current can be approximated by the I_{LMAX} , from Equation 1. For proper operation, the inductor needs to be rated for a saturation current which is higher than the switch current limit of typically 1A. Table 3 lists inductors that have been tested with the TPS61291.

$$I_{Lmax}$$
: = $\frac{V_{OUT} \times I_{OUT}}{0.8 \times V_{IN}} + 150 \text{ mA}$ continuous current operation

$$I_{Lmax}$$
: = 300 mA discontinuous current operation (1)

Table 3. List of Inductors (1)

INDUCTANCE	DIMENSIONS [mm ³]	TYPE	SUPPLIER		
3.3	3.3 x 3.3 x 1.3	LPS3314	Collorett		
3.3	2.95 x 2.95 x 1.4	LPS3015	Coilcraft		
3.3	3 x 2.5 x 1.5	VLF302515	TDK		
3.3	2 x 2 x 1.2	MDMK2020T3R3M	Taiyo Yuden		
3.3	2.5 x 2.0 x 1.2	DFE252012	Toko		
3.3	3.0 x 3.0 x 1.5	74438335033	Würth		

⁽¹⁾ See the Third-Party Products Disclaimer in the Device Support section.




8.2.2.2 Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR X5R or X7R ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. At least a $10\mu F$ or larger input capacitor is recommended for operation. In applications in which the power source (e.g. certain battery chemistries) shows an internal resistance characteristic, a larger input capacitor might be used to buffer the supply voltage for the TPS61291. The recommended typical output capacitor value is $22 \mu F$ and can vary as outlined in the output filter selection Table 2.




8.2.3 Application Curves




Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback











9 Power Supply Recommendations

The input power supply needs to have a current rating according to the supply voltage, output voltage and output current of the TPS61291.

10 Layout

10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, low impedance ground path. Therefore, use wide and short traces for the main current paths. In a boost converter, the ripple current on the output is larger than the ripple current on the input. The output capacitor needs to be placed as close as possible between the VOUT and the GND pins. The input capacitor should be placed as close as possible to the VIN and GND pins. Place the inductor close by the IC and connect it with short and thick traces to the IC. Avoid current loops to minimize radiated noise and stray fields. The exposed thermal pad of the package and the GND pin must be connected. See Figure 28 for the recommended PCB layout.

10.2 Layout Example




Figure 28. Recommended PCB Layout



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

TPS61291EVM-569 User's Guide, SLVUA29

11.3 Trademarks

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 15-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61291DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PC4I	Samples
TPS61291DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PC4I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 15-Sep-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jun-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61291DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61291DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 2-Jun-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61291DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS61291DRVT	WSON	DRV	6	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated