
SN75C189, SN75C189A QUADRUPLE LOW-POWER LINE RECEIVERS

SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation
- Low Supply Current . . . 420 µA Typ
- **Preset On-Chip Input Noise Filter**
- **Built-in Input Hysteresis**
- **Response and Threshold Control Inputs**
- **Push-Pull Outputs**
- **Functionally Interchangeable and** Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP



description

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-µs duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000


logic symbol†

╜ **THRESHOLD** 1 CONT **ADJUST** 4 6 2 CONT 10 **3A** 3 CONT 13 12 4 CONT

logic diagram (each receiver)



schematic of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage, V _{CC} (see Note 1)		7 \/
Input voltage range, V _I		
Output voltage range, VO		-0.3 V to V _{CC} + 0.3 V
Package thermal impedance, θ _{JA} (see Note 2	2): D package	86°C/W
	DB package	96°C/W
	N package	80°C/W
Lead temperature 1,6 mm (1/16 inch) from ca	ase for 10 seconds	260°C
Storage temperature range, T _{sto}		–65°C to 150°C

[§] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

2. The package thermal impedance is calculated in accordance with JESD 51.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	6	V
VI	Input voltage (see Note 3)	-25		25	V
IOH	High-level output current			-3.2	mA
loL	Low-level output current			3.2	mA
	Response-control current			±1	mA
TA	Operating free-air temperature	0		70	°C

NOTE 3: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if –10 V is a maximum, the typical value is a more negative voltage.

electrical characteristics over recommended free-air temperature range, V_{CC} = 5 V \pm 10% (unless otherwise noted) (see Note 4)

	PARAMETER		TEST COND	ITIONS	MIN	TYP [†]	MAX	UNIT
\/-	Positive-going input threshold voltage	'C189			1		1.5	V
VIT+	Positive-going input threshold voltage	'C189A	See Figure 1		1.6		2.25	V
\/	Negative-going input threshold voltage	See Figure 1		0.75		1.25	V	
VIT-	Negative-going input threshold voltage	'C189A	See Figure 1		0.75	1	1.25	V
\/,	Input hysteresis voltage (V _{IT+} – V _{IT-})	'C189	See Figure 1		0.15	0.33		V
Vhys	hys input hysteresis voltage (VIT+ - VIT_)		See rigule r		0.65	0.97		V
Vari	High lovel output voltage		$V_{CC} = 4.5 \text{ V to 6 V},$ $I_{OH} = -20 \mu\text{A}$	V _I = 0.75 V,	3.5			٧
VOH	High-level output voltage	$V_{CC} = 4.5 \text{ V to 6 V},$ $I_{OH} = -3.2 \text{ mA}$	V _I = 0.75 V,	2.5			v	
VOL	Low-level output voltage	$V_{CC} = 4.5 \text{ V to 6 V},$ $I_{OL} = 3.2 \text{ mA}$	V _I = 3 V,			0.4	>	
I	High-level input current		See Figure 2	V _I = 25 V	3.6		8.3	mA
l IH	riigii-ieveriiiput current		See rigure 2	V _I = 3 V	0.43		1	ША
ļ ,	Low-level input current		See Figure 2	V _I = -25 V	-3.6		-8.3	mA
'IL	IIL Low-level input current		See rigure 2	V _I = -3 V	-0.43		-1	ША
los	Short-circuit output current	See Figure 3				-35	mA	
Icc	Supply current	V _I = 5 V, See Figure 2	No load,		420	700	μА	

[†] All typical values are at $T_A = 25$ °C.

NOTE 4: All characteristics are measured with response-control terminal open.

switching characteristics, V_{CC} = 5 V $\pm 10\%$, T_A = 25°C


	PARAMETER	Т	EST CONDITIO	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay time, low- to high-level output						6	μs
tPHL	Propagation delay time, high- to low-level output						6	μs
tTLH	Transition time, low- to high-level output‡	$R_L = 5 k\Omega$,	$C_{L} = 50 \text{ pF},$	See Figure 4			500	ns
tTHL	Transition time, high- to low-level output‡						300	ns
t _{w(N)}	Duration of longest pulse rejected as noise§				1		6	μs

[‡] Measured between 10% and 90% points of output waveform



[§] The receiver ignores any positive- or negative-going pulse that is less than the minimum value of $t_{W(N)}$ and accepts any positive- or negative-going pulse greater than the maximum of $t_{W(N)}$.

PARAMETER MEASUREMENT INFORMATION




NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

Figure 1. V_{T+} , V_{IT-} , V_{OH} , V_{OL}

NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

Figure 2. I_{IH}, I_{IL}, I_{CC}




NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

Figure 3. Ios



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitances.

B. The pulse generator has the following characteristics: Z $_{O}$ = 50 $\Omega,\,t_{W}$ = 25 $\mu s.$

Figure 4. Test Circuit and Voltage Waveforms

SN75C189
INPUT THRESHOLD VOLTAGE (POSITIVE GOING)



SN75C189A INPUT THRESHOLD VOLTAGE (POSITIVE GOING)




Figure 6

SN75C189
INPUT THRESHOLD VOLTAGE (NEGATIVE GOING)
vs
FREE-AIR TEMPERATURE







Figure 7


SN75C189A INPUT THRESHOLD VOLTAGE (NEGATIVE GOING) vs


























HIGH-LEVEL SHORT-CIRCUIT OUTPUT CURRENT




Figure 17

LOW-LEVEL SHORT-CIRCUIT OUTPUT CURRENT




Figure 18

SUPPLY CURRENT




Figure 19

PROPAGATION DELAY TIME,






Figure 20



TRANSITION TIME, HIGH- TO LOW-LEVEL OUTPUT



TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

Search TI ത · Advanced Search

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS > APPLICATIONS > SUPPORT > TI&ME >

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES APPLICATION NOTES | RELATED DOCUMENTS

SN75C189A. Quadruple Low-Power Line Receiver DEVICE STATUS: ACTIVE

PARAMETER NAME	SN75C189A
Receivers Per Package	4
Supply Voltage(s) (V)	5
Receiver tpd (ns)	6000
ICC (max) (mA)	0.7
Footprint	MC1489

FEATURES

▲Back to Top

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Low Supply Current...420 uA Typ
- Preset On-Chip Input Noise Filter
- Built-in Input Hysteresis
- Response and Threshold Control Inputs
- Push-Pull Outputs
- Functionally Interchangeable and Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP

DESCRIPTION

▲Back to Top

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-us duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

▲Back to Top DATASHEET

APPLICATION NOTES

- Interface Circuits for TIA/EIA-232-F (Rev. A) (SLLA037A Updated: 09/19/2002)
- Live Insertion with Differential Interface Products (SLLA107 Updated: 01/28/2002)
- Low-Voltage, Single-Supply 232-Standard Interface Solutions (Rev. A) (SLLA083A Updated: 09/19/2000)
- Signaling Rate versus Transfer Rate (SLLA098 Updated: 03/01/2001)

RELATED DOCUMENTS

▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 385 KB Updated: 08/19/2002)
- Military Analog Selection Guide (SGLB002, 318 KB Updated: 11/09/2000)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)
- Standard Linear Products Cross Reference (SLYT017, 586 KB Updated: 05/03/2000)

SAMPLES	▲Back to Top											
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	PRODUCT CONTENT	<u>S AMPLES</u>						
SN75C189AD	<u>SOP</u> (<u>D)</u>		0 TO 70	ACTIVE	<u>View Product Content</u>	<u>Request Samples</u>						
SN75C189ADBR	<u>SSOP</u> (<u>DB)</u>	14	0 TO 70	ACTIVE	<u>View Product Content</u>	Request Samples						
SN75C189AN	PDIP		0 TO 70	ACTIVE	<u> View Product Content</u>	Request Samples						

PRICING/ AVA	AILABILITY/	PKG					▲Back to Top						
DEVICE INFORM	MATION						TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
DEVICE INFORM	IATION						AS OF 3.	.00 FM GM1, 20 3	Tep 2002	AS OF	3.00 FM GM1, 20 3ej	2002	
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	<u>IN STOCK</u>	IN PROGRESS QTY DATE	<u>LEAD TIME</u>	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE	
SN75C189AD	ACTIVE	SOP 14	0 TO 70	View Contents	1KU 0.56	50	<u>N/A*</u>	4950 03 Oct	8 WKS	DigiKey AMERICA	639	BUY NOW	
SN75C189ADBLE	OBS OLETE	<u>SSOP</u> 14	0 TO 70	View Contents	1 KU		<u>N/ A*</u>		Not Available				
SN75C189ADBR	ACTIVE	$\frac{\text{SSOP}}{\text{(DB)}} \mid 14$	0 TO 70	View Contents	1KU 0.56	2000	<u>N/A*</u>		8 WKS				
SN75C189ADR	ACTIVE	SOP 14	0 TO 70	View Contents	1KU 0.56	2500	<u>N/ A*</u>	2153 24 Sep	8 WKS	Avnet AMERICA	> 1 k	BUY NOW	
								2500 03 Oct					
								>10k 14 Nov					
SN75C189AN	ACTIVE	PDIP 14	0 TO 70	View Contents	1KU 0.56	25	<u>N/ A*</u>	3500 03 Oct	5 WKS	DigiKey AMERICA	578	BUY NOW	
										Avnet AMERICA	128	BUY NOW	
SN75C189ANSR	ACTIVE	SOP (NS) 14		View Contents	1KU 0.70	2000	<u>N/A*</u>		8 WKS				

Products | Applications | Support | TI&ME

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Terms of Use

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME ►

• Advanced Search

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES | APPLICATION NOTES | RELATED DOCUMENTS

SN75C189, Quadruple Low-Power Line Receiver DEVICE STATUS: ACTIVE

PARAMETER NAME	SN75C189
Receivers Per Package	4
Supply Voltage(s) (V)	5
Receiver tpd (ns)	6000
ICC (max) (mA)	0.7
Footprint	MC1489

FEATURES Back to Top

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Low Supply Current...420 uA Typ
- Preset On-Chip Input Noise Filter
- Built-in Input Hysteresis
- Response and Threshold Control Inputs
- Push-Pull Outputs
- Functionally Interchangeable and Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP

DESCRIPTION Back to Top

The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.

These devices have an on-chip filter that rejects input pulses of less than 1-us duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.

The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATAS HEET ▲Back to Top

APPLICATION NOTES

- Interface Circuits for TIA/EIA-232-F (Rev. A) (SLLA037A Updated: 09/19/2002)
- Live Insertion with Differential Interface Products (SLLA107 Updated: 01/28/2002)
- Low-Voltage, Single-Supply 232-Standard Interface Solutions (Rev. A) (SLLA083A Updated: 09/19/2000)
- Signaling Rate versus Transfer Rate (SLLA098 Updated: 03/01/2001)

RELATED DOCUMENTS

▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 385 KB Updated: 08/19/2002)
- Military Analog Selection Guide (SGLB002, 318 KB Updated: 11/09/2000)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)
- Standard Linear Products Cross Reference (SLYT017, 586 KB Updated: 05/03/2000)

SAMPLES	▲Back to Top										
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	PRODUCT CONTENT	<u>S AMPLES</u>					
SN75C189D	<u>SOP</u> (<u>D)</u>	14	0 TO 70	ACTIVE	<u>View Product Content</u>	Request Samples					
SN75C189N	<u>PDIP</u> (N)	14	0 TO 70	ACTIVE	View Product Content	Request Samples					

PRICING/ A	VAILABILITY	/ PKG					▲Back to Top						
DEVICE INFO	RMATION						TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE	
SN75C189D	ACTIVE	SOP 14	0 TO 70	View Contents	1KU 0.56	50	<u>N/ A*</u>	5265 03 Oct	8 WKS	Avnet AMERICA	894	BUY NOW	
								3215 07 Oct					
SN75C189DR	ACTIVE	SOP 14	0 TO 70	View Contents	1KU 0.56	2500	<u>N/ A*</u>	6637 03 Oct	8 WKS				
								3215 04 Oct					
SN75C189N	ACTIVE	PDIP 14	0 TO 70	View Contents	1KU 0.56	25	<u>N/ A*</u>	1075 19 Sep	5 WKS	Avnet AMERICA	> 1 k	BUY NOW	
								5218 03 Oct					
SN75C189NSR	ACTIVE	<u>SOP</u> 14		View Contents	1KU 0.70	2000	<u>N/A*</u>	3216 04 Oct	8 WKS				

Table Data Updated on: 9/26/2002

Trademarks | Privacy Policy | Terms of Use