



## 3-W STEREO AUDIO POWER AMPLIFIER WITH ADVANCED DC VOLUME CONTROL

### FEATURES

- **Advanced DC Volume Control With 2-dB Steps**  
From -40 dB to 20 dB
  - Fade Mode
  - Maximum Volume Setting for SE Mode
  - Adjustable SE Volume Control Referenced to BTL Volume Control
- **3 W Into 3-Ω Speakers**
- **Stereo Input MUX**
- **Differential Inputs**

### APPLICATIONS


- **Notebook PC**
- **LCD Monitors**
- **Pocket PC**

### DESCRIPTION


The TPA6011A4 is a stereo audio power amplifier that drives 3 W/channel of continuous RMS power into a 3-Ω load. Advanced dc volume control minimizes external components and allows BTL (speaker) volume control and SE (headphone) volume control. Notebook and pocket PCs benefit from the integrated feature set that minimizes external components without sacrificing functionality.

To simplify design, the speaker volume level is adjusted by applying a dc voltage to the VOLUME terminal. Likewise, the delta between speaker volume and headphone volume can be adjusted by applying a dc voltage to the SEDIFF terminal. To avoid an unexpected high volume level through the headphones, a third terminal, SEMAX, limits the headphone volume level when a dc voltage is applied. Finally, to ensure a smooth transition between active and shutdown modes, a fade mode ramps the volume up and down.

### APPLICATION CIRCUIT



**DC VOLUME CONTROL**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGE
	24-PIN TSSOP (PWP) <sup>(1)</sup>
40°C to 85°C	TPA6011A4PWP

- (1) The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA6011A4PWPR).

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
V <sub>SS</sub>	Supply voltage, V <sub>DD</sub> , PV <sub>DD</sub>	-0.3 V to 6 V
V <sub>I</sub>	Input voltage	-0.3 V to V <sub>DD</sub> +0.3 V
	Continuous total power dissipation	See Dissipation Rating Table
T <sub>A</sub>	Operating free-air temperature range	-40°C to 85°C
T <sub>J</sub>	Operating junction temperature range	-40°C to 150°C
T <sub>stg</sub>	Storage temperature range	-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
PWP	2.7 mW	21.8 mW/°C	1.7 W	1.4 W

## RECOMMENDED OPERATING CONDITIONS


		MIN	MAX	UNIT
V <sub>SS</sub>	Supply voltage, V <sub>DD</sub> , PV <sub>DD</sub>	4.0	5.5	V
V <sub>IH</sub>	High-level input voltage	SE/BTL, HP/LINE, FADE	0.8 × V <sub>DD</sub>	V
		SHUTDOWN	2	V
V <sub>IL</sub>	Low-level input voltage	SE/BTL, HP/LINE, FADE	0.6 × V <sub>DD</sub>	V
		SHUTDOWN	0.8	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

**ELECTRICAL CHARACTERISTICS**
 $T_A = 25^\circ\text{C}$ ,  $V_{DD} = PV_{DD} = 5.5\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OO</sub>	Output offset voltage (measured differentially)	$V_{DD} = 5.5\text{ V}$ , Gain = 0 dB, SE/BTL = 0 V			30	mV
		$V_{DD} = 5.5\text{ V}$ , Gain = 20 dB, SE/BTL = 0 V			50	mV
PSRR	Power supply rejection ratio	$V_{DD} = PV_{DD} = 4.0\text{ V}$ to 5.5 V	-42	-70		dB
I <sub>IH</sub>	High-level input current (SE/BTL, FADE, HP/LINE, SHUTDOWN, SEDIFF, SEMAX, VOLUME)	$V_{DD} = PV_{DD} = 5.5\text{ V}$ , $V_I = V_{DD} = PV_{DD}$			1	μA
I <sub>IL</sub>	Low-level input current (SE/BTL, FADE, HP/LINE, SHUTDOWN, SEDIFF, SEMAX, VOLUME)	$V_{DD} = PV_{DD} = 5.5\text{ V}$ , $V_I = 0\text{ V}$			1	μA
I <sub>DD</sub>	Supply current, no load	$V_{DD} = PV_{DD} = 5.5\text{ V}$ , SE/BTL = 0 V, SHUTDOWN = 2 V	6.0	7.5	9.0	mA
		$V_{DD} = PV_{DD} = 5.5\text{ V}$ , SE/BTL = 5.5 V, SHUTDOWN = 2 V	3.0	5	6	
I <sub>DD</sub>	Supply current, max power into a 3-Ω load	$V_{DD} = 5\text{ V} = PV_{DD}$ , SE/BTL = 0 V, SHUTDOWN = 2 V, $R_L = 3\Omega$ , $P_O = 2\text{ W}$ , stereo		1.5		A <sub>RMS</sub>
I <sub>DD(SD)</sub>	Supply current, shutdown mode	SHUTDOWN = 0.0 V		1	20	μA

**OPERATING CHARACTERISTICS**
 $T_A = 25^\circ\text{C}$ ,  $V_{DD} = PV_{DD} = 5\text{ V}$ ,  $R_L = 3\Omega$ , Gain = 6 dB (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>O</sub>	Output power	THD = 1%, f = 1 kHz		2		W
		THD = 10%, f = 1 kHz, $V_{DD} = 5.5\text{ V}$		3		
THD+N	Total harmonic distortion + noise	$P_O = 1\text{ W}$ , $R_L = 8\Omega$ , f = 20 Hz to 20 kHz		<0.4%		
V <sub>OH</sub>	High-level output voltage	$R_L = 8\Omega$ , Measured between output and $V_{DD}$			700	mV
V <sub>OL</sub>	Low-level output voltage	$R_L = 8\Omega$ , Measured between output and GND			400	mV
V <sub>(Bypass)</sub>	Bypass voltage (Nominally $V_{DD}/2$ )	Measured at pin 17, No load, $V_{DD} = 5.5\text{ V}$	2.65	2.75	2.85	V
B <sub>OM</sub>	Maximum output power bandwidth	THD = 5%		>20		kHz
	Supply ripple rejection ratio	f = 1 kHz, Gain = 0 dB, $C_{(BYP)} = 0.47\text{ }\mu\text{F}$	BTL		-63	dB
			SE		-57	dB
	Noise output voltage	f = 20 Hz to 20 kHz, Gain = 0 dB, $C_{(BYP)} = 0.47\text{ }\mu\text{F}$	BTL		36	μV <sub>RMS</sub>
Z <sub>I</sub>	Input impedance (see Figure 26)	VOLUME = 5.0 V		14		kΩ



**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
PGND	1, 13	-	Power ground
LOUT-	12	O	Left channel negative audio output
PV <sub>DD</sub>	3, 11	-	Supply voltage terminal for power stage
LHPIN	10	I	Left channel headphone input, selected when HP/LINE is held high
LLINEIN	9	I	Left channel line input, selected when HP/LINE is held low
LIN	8	I	Common left channel input for fully differential input. AC ground for single-ended inputs.
V <sub>DD</sub>	7	-	Supply voltage terminal
RIN	6	I	Common right channel input for fully differential input. AC ground for single-ended inputs.
RLINEIN	5	I	Right channel line input, selected when HP/LINE is held low
RHPIN	4	I	Right channel headphone input, selected when HP/LINE is held high
ROUT-	2	O	Right channel negative audio output
ROUT+	24	O	Right channel positive audio output
SHUTDOWN	15	I	Places the amplifier in shutdown mode if a TTL logic low is placed on this terminal
FADE	16	I	Places the amplifier in fade mode if a logic low is placed on this terminal; normal operation if a logic high is placed on this terminal
BYPASS	17	I	Tap to voltage divider for internal midsupply bias generator used for analog reference
AGND	18	-	Analog power supply ground
SEMAX	19	I	Sets the maximum volume for single ended operation. DC voltage range is 0 to V <sub>DD</sub> .
SEDIFF	20	I	Sets the difference between BTL volume and SE volume. DC voltage range is 0 to V <sub>DD</sub> .
VOLUME	21	I	Terminal for dc volume control. DC voltage range is 0 to V <sub>DD</sub> .
HP/LINE	22	I	Input MUX control. When logic high, RHPIN and LHPIN inputs are selected. When logic low, RLINEIN and LLINEIN inputs are selected.
SE/BTL	23	I	Output MUX control. When this terminal is high, SE outputs are selected. When this terminal is low, BTL outputs are selected.
LOUT+	14	O	Left channel positive audio output.

**FUNCTIONAL BLOCK DIAGRAM**



NOTE: All resistor wipers are adjusted with 32 step volume control.

**Table 1. DC Volume Control (BTL Mode,  $V_{DD} = 5\text{ V}$ )<sup>(1)</sup>**

VOLUME (PIN 21)		GAIN OF AMPLIFIER (Typ)
FROM (V)	TO (V)	
0.00	0.26	-85 <sup>(2)</sup>
0.33	0.37	-40
0.44	0.48	-38
0.56	0.59	-36
0.67	0.70	-34
0.78	0.82	-32
0.89	0.93	-30
1.01	1.04	-28
1.12	1.16	-26
1.23	1.27	-24
1.35	1.38	-22
1.46	1.49	-20
1.57	1.60	-18
1.68	1.72	-16
1.79	1.83	-14
1.91	1.94	-12
2.02	2.06	-10
2.13	2.17	-8
2.25	2.28	-6 <sup>(2)</sup>
2.36	2.39	-4
2.47	2.50	-2
2.58	2.61	0
2.70	2.73	2
2.81	2.83	4
2.92	2.95	6
3.04	3.06	8
3.15	3.17	10
3.26	3.29	12
3.38	3.40	14
3.49	3.51	16
3.60	3.63	18
3.71	5.00	20 <sup>(2)</sup>

(1) For other values of  $V_{DD}$ , scale the voltage values in the table by a factor of  $V_{DD}/5$ .

(2) Tested in production. Remaining gain steps are specified by design.

**Table 2. DC Volume Control (SE Mode,  $V_{DD} = 5\text{ V}$ )<sup>(1)</sup>**

SE_VOLUME = VOLUME - SEDIFF or SEMAX		GAIN OF AMPLIFIER (Typ)
FROM (V)	TO (V)	
0.00	0.26	-85 <sup>(2)</sup>
0.33	0.37	-46
0.44	0.48	-44
0.56	0.59	-42
0.67	0.70	-40
0.78	0.82	-38
0.89	0.93	-36
1.01	1.04	-34
1.12	1.16	-32
1.23	1.27	-30
1.35	1.38	-28
1.46	1.49	-26
1.57	1.60	-24
1.68	1.72	-22
1.79	1.83	-20
1.91	1.94	-18
2.02	2.06	-16
2.13	2.17	-14
2.25	2.28	-12
2.36	2.39	-10
2.47	2.50	-8
2.58	2.61	-6 <sup>(2)</sup>
2.70	2.73	-4
2.81	2.83	-2
2.92	2.95	0 <sup>(2)</sup>
3.04	3.06	2
3.15	3.17	4
3.26	3.29	6 <sup>(2)</sup>
3.38	3.40	8
3.49	3.51	10
3.60	3.63	12
3.71	5.00	14

(1) For other values of  $V_{DD}$ , scale the voltage values in the table by a factor of  $V_{DD}/5$ .

(2) Tested in production. Remaining gain steps are specified by design.

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
THD+N	Total harmonic distortion plus noise (BTL)	vs Frequency	1, 2, 3
		vs Output power	6, 7, 8
THD+N	Total harmonic distortion plus noise (SE)	vs Frequency	4, 5
		vs Output power	9
		vs Output voltage	10
Closed loop response			11, 12
I <sub>CC</sub>	Supply current	vs Temperature	13
		vs Supply voltage	14, 15, 16
P <sub>D</sub>	Power Dissipation	vs Output power	17, 18
P <sub>O</sub>	Output power	vs Load resistance	19, 20
Crosstalk		vs Frequency	21, 22
HP/LINE attenuation		vs Frequency	23
PSRR	Power supply ripple rejection (BTL)	vs Frequency	24
PSRR	Power supply ripple rejection (SE)	vs Frequency	25
Z <sub>I</sub>	Input impedance	vs BTL gain	26
V <sub>n</sub>	Output noise voltage	vs Frequency	27

TOTAL HARMONIC DISTORTION + NOISE (BTL)  
vs  
FREQUENCY




Figure 1.

TOTAL HARMONIC DISTORTION + NOISE (BTL)  
vs  
FREQUENCY




Figure 2.






Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.

**CLOSED LOOP RESPONSE**




Figure 11.

**CLOSED LOOP RESPONSE**




Figure 12.

**SUPPLY CURRENT  
VS  
FREE-AIR TEMPERATURE**




Figure 13.

**SUPPLY CURRENT  
VS  
SUPPLY VOLTAGE**




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.





Figure 27.

APPLICATION INFORMATION

SELECTION OF COMPONENTS

Figure 28 and Figure 29 are schematic diagrams of typical notebook computer application circuits.




- A. A 0.1-μF ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10 μF or greater should be placed near the audio power amplifier.

Figure 28. Typical TPA6011A4 Application Circuit Using Single-Ended Inputs and Input MUX



APPLICATION INFORMATION (continued)



- A. A 0.1- $\mu$ F ceramic capacitor should be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10  $\mu$ F or greater should be placed near the audio power amplifier.

Figure 29. Typical TPA6011A4 Application Circuit Using Differential Inputs

SE/BTL OPERATION

The ability of the TPA6011A4 to easily switch between BTL and SE modes is one of its most important cost saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where internal stereo speakers are driven in BTL mode but external headphone or speakers must be accommodated. Internal to the TPA6011A4, two separate amplifiers drive OUT+ and OUT-. The SE/BTL input controls the operation of the follower amplifier that drives LOUT- and ROUT-. When SE/BTL is held low, the amplifier is on and the TPA6011A4 is in the BTL mode. When SE/BTL is held high, the OUT- amplifiers are in a high output impedance state, which configures the TPA6011A4 as an SE driver from LOUT+ and ROUT+.  $I_{DD}$  is reduced by approximately one-third in SE mode. Control of the SE/BTL input can be from a logic-level CMOS source or, more typically, from a resistor divider network as shown in Figure 30. The trip level for the SE/BTL input can be found in the *recommended operating conditions* table.

## APPLICATION INFORMATION (continued)




Figure 30. TPA6011A4 Resistor Divider Network Circuit

Using a 1/8-in. (3,5 mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed the 100-kΩ/1-kΩ divider pulls the SE/BTL input low. When a plug is inserted, the 1-kΩ resistor is disconnected and the SE/BTL input is pulled high. When the input goes high, the OUT- amplifier is shut down causing the speaker to mute (open-circuits the speaker). The OUT+ amplifier then drives through the output capacitor ( $C_o$ ) into the headphone jack.

### HP/LINE OPERATION

The HP/LINE input controls the internal input multiplexer (MUX). Refer to the block diagram in Figure 30. This allows the device to switch between two separate stereo inputs to the amplifier. For design flexibility, the HP/LINE control is independent of the output mode, SE or BTL, which is controlled by the aforementioned SE/BTL pin. To allow the amplifier to switch from the LINE inputs to the HP inputs when the output switches from BTL mode to SE mode, simply connect the SE/BTL control input to the HP/LINE input.

When this input is logic high, the RHPIN and LHPIN inputs are selected. When this terminal is logic low, the RLINEIN and LLINEIN inputs are selected. This operation is also detailed in Table 3 and the trip levels for a logic low ( $V_{IL}$ ) or logic high ( $V_{IH}$ ) can be found in the *recommended operating conditions* table.

### SHUTDOWN MODES

The TPA6011A4 employs a shutdown mode of operation designed to reduce supply current ( $I_{DD}$ ) to the absolute minimum level during periods of nonuse for battery-power conservation. The SHUTDOWN input terminal should be held high during normal operation when the amplifier is in use. Pulling SHUTDOWN low causes the outputs to mute and the amplifier to enter a low-current state,  $I_{DD} = 20 \mu\text{A}$ . SHUTDOWN should never be left unconnected because amplifier operation would be unpredictable.

**Table 3. HP/LINE, SE/BTL, and Shutdown Functions**

INPUTS <sup>(1)</sup>			AMPLIFIER STATE	
HP/LINE	SE/BTL	SHUTDOWN	INPUT	OUTPUT
X	X	Low	X	Mute
Low	Low	High	Line	BTL
Low	High	High	Line	SE
High	Low	High	HP	BTL
High	High	High	HP	SE

(1) Inputs should never be left unconnected.

## FADE OPERATION

For design flexibility, a fade mode is provided to slowly ramp up the amplifier gain when coming out of shutdown mode and conversely ramp the gain down when going into shutdown. This mode provides a smooth transition between the active and shutdown states and virtually eliminates any pops or clicks on the outputs.

When the  $\overline{\text{FADE}}$  input is a logic low, the device is placed into fade-on mode. A logic high on this pin places the amplifier in the fade-off mode. The voltage trip levels for a logic low ( $V_{IL}$ ) or logic high ( $V_{IH}$ ) can be found in the *recommended operating conditions* table.

When a logic low is applied to the  $\overline{\text{FADE}}$  pin and a logic low is then applied on the  $\overline{\text{SHUTDOWN}}$  pin, the channel gain steps down from gain step to gain step at a rate of two clock cycles per step. With a nominal internal clock frequency of 58 Hz, this equates to 34 ms (1/24 Hz) per step. The gain steps down until the lowest gain step is reached. The time it takes to reach this step depends on the gain setting prior to placing the device in shutdown. For example, if the amplifier is in the highest gain mode of 20 dB, the time it takes to ramp down the channel gain is 1.05 seconds. This number is calculated by taking the number of steps to reach the lowest gain from the highest gain, or 31 steps, and multiplying by the time per step, or 34 ms.

After the channel gain is stepped down to the lowest gain, the amplifier begins discharging the bypass capacitor from the nominal voltage of  $V_{DD}/2$  to ground. This time is dependent on the value of the bypass capacitor. For a 0.47- $\mu\text{F}$  capacitor that is used in the application diagram in Figure 28, the time is approximately 500 ms. This time scales linearly with the value of bypass capacitor. For example, if a 1- $\mu\text{F}$  capacitor is used for bypass, the time period to discharge the capacitor to ground is twice that of the 0.47- $\mu\text{F}$  capacitor, or 1 second. Figure 30 below is a waveform captured at the output during the shutdown sequence when the part is in fade-on mode. The gain is set to the highest level and the output is at  $V_{DD}$  when the amplifier is shut down.

When a logic high is placed on the  $\overline{\text{SHUTDOWN}}$  pin and the  $\overline{\text{FADE}}$  pin is still held low, the device begins the start-up process. The bypass capacitor will begin charging. Once the bypass voltage reaches the final value of  $V_{DD}/2$ , the gain increases in 2-dB steps from the lowest gain level to the gain level set by the dc voltage applied to the VOLUME, SEDIFF, and SEMAX pins.

In the fade-off mode, the amplifier stores the gain value prior to starting the shutdown sequence. The output of the amplifier immediately drops to  $V_{DD}/2$  and the bypass capacitor begins a smooth discharge to ground. When shutdown is released, the bypass capacitor charges up to  $V_{DD}/2$  and the channel gain returns immediately to the value stored in memory. Figure 31 below is a waveform captured at the output during the shutdown sequence when the part is in the fade-off mode. The gain is set to the highest level, and the output is at  $V_{DD}$  when the amplifier is shut down.

The power-up sequence is different from the shutdown sequence and the voltage on the  $\overline{\text{FADE}}$  pin does not change the power-up sequence. Upon a power-up condition, the TPA6011A4 begins in the lowest gain setting and steps up 2 dB every 2 clock cycles until the final value is reached as determined by the dc voltage applied to the VOLUME, SEDIFF, and SEMAX pins.




Figure 31. Shutdown Sequence in the Fade-on Mode




Figure 32. Shutdown Sequence in the Fade-off Mode

### VOLUME, SEDIFF, AND SEMAX OPERATION

Three pins labeled VOLUME, SEDIFF, and SEMAX control the BTL volume when driving speakers and the SE volume when driving headphones. All of these pins are controlled with a dc voltage, which should not exceed  $V_{DD}$ .

When driving speakers in BTL mode, the VOLUME pin is the only pin that controls the gain. Table 1 shows the gain for the BTL mode. The voltages listed in the table are for  $V_{DD} = 5\text{ V}$ . For a different  $V_{DD}$ , the values in the table scale linearly. If  $V_{DD} = 4\text{ V}$ , multiply all the voltages in the table by  $4/5\text{ V}$ , or 0.8.

The TPA6011A4 allows the user to specify a difference between BTL gain and SE gain. This is desirable to avoid any listening discomfort when plugging in headphones. When switching to SE mode, the SEDIFF and SEMAX pins control the single-ended gain proportional to the gain set by the voltage on the VOLUME pin. When  $\text{SEDIFF} = 0\text{ V}$ , the difference between the BTL gain and the SE gain is 6 dB. Refer to the section labeled *bridged-tied load versus single-ended load* for an explanation on why the gain in BTL mode is 2x that of single-ended mode, or 6dB greater. As the voltage on the SEDIFF terminal is increased, the gain in SE mode decreases. The voltage on the SEDIFF terminal is subtracted from the voltage on the VOLUME terminal and this value is used to determine the SE gain.


Some audio systems require that the gain be limited in the single-ended mode to a level that is comfortable for headphone listening. Most volume control devices only have one terminal for setting the gain. For example, if the speaker gain is 20 dB, the gain in the headphone channel is fixed at 14 dB. This level of gain could cause discomfort to listeners and the SEMAX pin allows the designer to limit this discomfort when plugging in headphones. The SEMAX terminal controls the maximum gain for single-ended mode.

The functionality of the SEDIFF and SEMAX pin are combined to set the SE gain. A block diagram of the combined functionality is shown in Figure 33. The value obtained from the block diagram for SE\_VOLUME is a dc voltage that can be used in conjunction with Table 2 to determine the SE gain. Again, the voltages listed in the table are for  $V_{DD} = 5\text{ V}$ . The values must be scaled for other values of  $V_{DD}$ .


Table 1 and Table 2 show a range of voltages for each gain step. There is a gap in the voltage between each gain step. This gap represents the hysteresis about each trip point in the internal comparator. The hysteresis ensures that the gain control is monotonic and does not oscillate from one gain step to another. If a potentiometer is used to adjust the voltage on the control terminals, the gain increases as the potentiometer is turned in one direction and decreases as it is turned back the other direction. The trip point, where the gain

actually changes, is different depending on whether the voltage is increased or decreased as a result of the hysteresis about each trip point. The gaps in Table 1 and Table 2 can also be thought of as indeterminate states where the gain could be in the next higher gain step or the lower gain step depending on the direction the voltage is changing. If using a DAC to control the volume, set the voltage in the middle of each range to ensure that the desired gain is achieved.

A pictorial representation of the volume control can be found in Figure 34. The graph focuses on three gain steps with the trip points defined in Table 1 for BTL gain. The dotted line represents the hysteresis about each gain step.



**Figure 33. Block Diagram of SE Volume Control**



**Figure 34. DC Volume Control Operation**

## INPUT RESISTANCE

Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest value to over six times that value. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB or cutoff frequency also changes by over six times.




Figure 35. Resistor on Input for Cut-Off Frequency


The input resistance at each gain setting is given in Figure 26.

The -3-dB frequency can be calculated using Equation 1.

$$f_{-3\text{ dB}} = \frac{1}{2\pi CR_i} \quad (1)$$

## INPUT CAPACITOR, $C_i$

In the typical application an input capacitor ( $C_i$ ) is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_i$  and the input impedance of the amplifier ( $R_i$ ) form a high-pass filter with the corner frequency determined in Equation 2.



$$f_{c(\text{highpass})} = \frac{1}{2\pi R_i C_i} \quad (2)$$

The value of  $C_i$  is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $R_i$  is 70 k $\Omega$  and the specification calls for a flat-bass response down to 40 Hz. Equation 2 is reconfigured as Equation 3.

$$C_i = \frac{1}{2\pi R_i f_c} \quad (3)$$

In this example,  $C_i$  is 56.8 nF, so one would likely choose a value in the range of 56 nF to 1  $\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

## POWER SUPPLY DECOUPLING, $C_{(S)}$

The TPA6011A4 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu\text{F}$  placed as close as possible to the device  $V_{DD}$  lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu\text{F}$  or greater placed near the audio power amplifier is recommended.

## MIDRAIL BYPASS CAPACITOR, $C_{(BYP)}$


The midrail bypass capacitor ( $C_{(BYP)}$ ) is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode,  $C_{(BYP)}$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.

Bypass capacitor ( $C_{(BYP)}$ ) values of 0.47- $\mu\text{F}$  to 1- $\mu\text{F}$  ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance. For the best pop performance, choose a value for  $C_{(BYP)}$  that is equal to or greater than the value chosen for  $C_i$ . This ensures that the input capacitors are charged up to the midrail voltage before  $C_{(BYP)}$  is fully charged to the midrail voltage.

## OUTPUT COUPLING CAPACITOR, $C_{(C)}$

In the typical single-supply SE configuration, an output coupling capacitor ( $C_{(C)}$ ) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 4.

$$f_{c(\text{high})} = \frac{1}{2\pi R_L C_{(C)}}$$



(4)

The main disadvantage, from a performance standpoint, is the load impedances are typically small, which drives the low-frequency corner higher, degrading the bass response. Large values of  $C_{(C)}$  are required to pass low frequencies into the load. Consider the example where a  $C_{(C)}$  of 330  $\mu\text{F}$  is chosen and loads vary from 3  $\Omega$ , 4  $\Omega$ , 8  $\Omega$ , 32  $\Omega$ , 10 k $\Omega$ , and 47 k $\Omega$ . Table 4 summarizes the frequency response characteristics of each configuration.

**Table 4. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode**

$R_L$	$C_{(C)}$	LOWEST FREQUENCY
3 $\Omega$	330 $\mu\text{F}$	161 Hz
4 $\Omega$	330 $\mu\text{F}$	120 Hz
8 $\Omega$	330 $\mu\text{F}$	60 Hz
32 $\Omega$	330 $\mu\text{F}$	15 Hz
10,000 $\Omega$	330 $\mu\text{F}$	0.05 Hz
47,000 $\Omega$	330 $\mu\text{F}$	0.01 Hz

As Table 4 indicates, most of the bass response is attenuated into a 4-Ω load, an 8-Ω load is adequate, headphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.

### USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

### BRIDGED-TIED LOAD vs SINGLE-ENDED LOAD

Figure 36 shows a Class-AB audio power amplifier (APA) in a BTL configuration. The TPA6011A4 BTL amplifier consists of two Class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration, but, initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging  $2 \times V_{O(PP)}$  into the power equation, where voltage is squared, yields  $4 \times$  the output power from the same supply rail and load impedance (see Equation 5).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$\text{Power} = \frac{V_{(rms)}^2}{R_L}$$

(5)





Figure 36. Bridge-Tied Load Configuration



In a typical computer sound channel operating at 5 V, bridging raises the power into an 8-Ω speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power that is a 6-dB improvement, which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 37. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33 μF to 1000 μF), so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 6.

$$f_{(c)} = \frac{1}{2\pi R_L C_C} \quad (6)$$

For example, a 68-μF capacitor with an 8-Ω speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.



**Figure 37. Single-Ended Configuration and Frequency Response**

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the *crest factor and thermal considerations* section.

## SINGLE-ENDED OPERATION

In SE mode (see Figure 37), the load is driven from the primary amplifier output for each channel (OUT+).

The amplifier switches single-ended operation when the SE/BTL terminal is held high. This puts the negative outputs in a high-impedance state, and effectively reduces the amplifier's gain by 6 dB.

## BTL AMPLIFIER EFFICIENCY

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the RMS value of the supply current ( $I_{DD,rms}$ ) determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 38).




Figure 38. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

$$\text{Efficiency of a BTL amplifier} = \frac{P_L}{P_{SUP}}$$

Where:

$$P_L = \frac{V_{Lrms}^2}{R_L}, \text{ and } V_{LRMS} = \frac{V_P}{\sqrt{2}}, \text{ therefore, } P_L = \frac{V_P^2}{2R_L}$$

$$\text{and } P_{SUP} = V_{DD} I_{DDavg} \quad \text{and} \quad I_{DDavg} = \frac{1}{\pi} \int_0^{\pi} \frac{V_P}{R_L} \sin(t) dt = \frac{1}{\pi} \times \frac{V_P}{R_L} [\cos(t)]_0^{\pi} = \frac{2V_P}{\pi R_L}$$

Therefore,

$$P_{SUP} = \frac{2 V_{DD} V_P}{\pi R_L} \tag{7}$$

substituting PL and PSUP into Equation 7,

$$\text{Efficiency of a BTL amplifier} = \frac{\frac{V_P^2}{2R_L}}{\frac{2 V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4 V_{DD}}$$

Where:

$$V_P = \sqrt{2 P_L R_L}$$

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$

$P_L$  = Power delivered to load

$P_{SUP}$  = Power drawn from power supply

$V_{LRMS}$  = RMS voltage on BTL load

$R_L$  = Load resistance

$V_P$  = Peak voltage on BTL load

$I_{DDavg}$  = Average current drawn from the power supply

$V_{DD}$  = Power supply voltage

$\eta_{BTL}$  = Efficiency of a BTL amplifier

(8)

Table 5 employs Equation 8 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8-Ω loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

**Table 5. Efficiency vs Output Power in 5-V, 8-Ω BTL Systems**

OUTPUT POWER (W)	EFFICIENCY (%)	PEAK VOLTAGE (V)	INTERNAL DISSIPATION (W)
0.25	31.4	2.00	0.55
0.50	44.4	2.83	0.62
1.00	62.8	4.00	0.59
1.25	70.2	4.47 <sup>(1)</sup>	0.53

(1) High peak voltages cause the THD to increase.

A final point to remember about Class-AB amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 8,  $V_{DD}$  is in the denominator. This indicates that as  $V_{DD}$  goes down, efficiency goes up.

### CREST FACTOR AND THERMAL CONSIDERATIONS

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature, the internal dissipated power at the average output power level must be used. From the TPA6011A4 data sheet, one can see that when the TPA6011A4 is operating from a 5-V supply into a 3-Ω speaker, that 4-W peaks are available. Use equation 9 to convert watts to dB.

$$P_{dB} = 10 \text{Log} \frac{P_W}{P_{ref}} = 10 \text{Log} \frac{4 \text{ W}}{1 \text{ W}} = 6 \text{ dB} \quad (9)$$

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

- 6 dB - 15 dB = -9 dB (15-dB crest factor)
- 6 dB - 12 dB = -6 dB (12-dB crest factor)
- 6 dB - 9 dB = -3 dB (9-dB crest factor)
- 6 dB - 6 dB = 0 dB (6-dB crest factor)
- 6 dB - 3 dB = 3 dB (3-dB crest factor)

To convert dB back into watts use equation 10.

$$\begin{aligned}
 P_W &= 10^{P_{dB}/10} \times P_{ref} \\
 &= 63 \text{ mW (18-dB crest factor)} \\
 &= 125 \text{ mW (15-dB crest factor)} \\
 &= 250 \text{ mW (12-dB crest factor)} \\
 &= 500 \text{ mW (9-dB crest factor)} \\
 &= 1000 \text{ mW (6-dB crest factor)} \\
 &= 2000 \text{ mW (3-dB crest factor)}
 \end{aligned} \quad (10)$$

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the worst case, which is 2 W of continuous power output with a 3-dB crest factor, against 12-dB and 15-dB applications significantly affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V, 3-Ω system, the internal dissipation in the TPA6011A4 and maximum ambient temperatures is shown in Table 6.

**Table 6. TPA6011A4 Power Rating, 5-V, 3-Ω Stereo**

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE
4	2 W (3 dB)	1.7	-3°C
4	1 W (6 dB)	1.6	6°C
4	500 mW (9 dB)	1.4	24°C
4	250 mW (12 dB)	1.1	51°C
4	125 mW (15 dB)	0.8	78°C
4	63 mW (18 dB)	0.6	96°C

**Table 7. TPA6011A4 Power Rating, 5-V, 8-Ω Stereo**

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE
2.5	1250 mW (3-dB crest factor)	0.55	100°C
2.5	1000 mW (4-dB crest factor)	0.62	94°C
2.5	500 mW (7-dB crest factor)	0.59	97°C
2.5	250 mW (10-dB crest factor)	0.53	102°C

The maximum dissipated power ( $P_{D(max)}$ ) is reached at a much lower output power level for an 8-Ω load than for a 3-Ω load. As a result, this simple formula for calculating  $P_{D(max)}$  may be used for an 8-Ω application.

$$P_{D(max)} = \frac{2V_{DD}^2}{\pi^2 R_L} \quad (11)$$

However, in the case of a 3-Ω load, the  $P_{D(max)}$  occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the  $P_{D(max)}$  formula for a 3-Ω load.

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factor for the PWP package is shown in the *dissipation rating table*. Use equation 12 to convert this to  $\theta_{JA}$ .

$$\theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.022} = 45^\circ\text{C/W} \quad (12)$$

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel, so the dissipated power needs to be doubled for two channel operation. Given  $\theta_{JA}$ , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated using Equation 13. The maximum recommended junction temperature for the TPA6011A4 is 150°C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$\begin{aligned} T_A \text{ Max} &= T_J \text{ Max} - \theta_{JA} P_D \\ &= 150 - 45(0.6 \times 2) = 96^\circ\text{C} \text{ (15-dB crest factor)} \end{aligned} \quad (13)$$

**NOTE:**

Internal dissipation of 0.6 W is estimated for a 2-W system with 15-dB crest factor per channel.


Table 6 and Table 7 show that some applications require no airflow to keep junction temperatures in the specified range. The TPA6011A4 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Table 6 and Table 7 were calculated for maximum listening volume without distortion. When the output level is reduced the numbers in the table change significantly. Also, using 8-Ω speakers increases the thermal performance by increasing amplifier efficiency.

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View


NOTE: All linear dimensions are in millimeters

PPTD030

### Exposed Thermal Pad Dimensions

PWP (R-PDSO-G\*\*) 20 PIN SHOWN

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



4073225/G 08/03

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA6011A4PWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA6011	<a href="#">Samples</a>
TPA6011A4PWPG4	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA6011	<a href="#">Samples</a>
TPA6011A4PWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPA6011	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6011A4PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6011A4PWPR	HTSSOP	PWP	24	2000	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPA6011A4PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPA6011A4PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPA6011A4PWP4	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPA6011A4PWP4	PWP	HTSSOP	24	60	530	10.2	3600	3.5

## GENERIC PACKAGE VIEW


**PWP 24**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 7.6, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224742/B


# PWP0024B



# PACKAGE OUTLINE

## PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



**NOTES:**

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present and may vary.

# EXAMPLE BOARD LAYOUT

PWP0024B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

PWP0024B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
 EXPOSED PAD  
 100% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.68 X 5.77
0.125	2.4 X 5.16 (SHOWN)
0.15	2.19 X 4.71
0.175	2.03 X 4.36

4222709/A 02/2016

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated