

# Enhanced 4 K Digital Switch with Stratum 4E DPLL

Data Sheet

**Features** 

4096 channel x 4096 channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 Mbps and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and 16.384 Mbps

- 32 serial TDM input, 32 serial TDM output streams
- Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 4E specifications
- Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output)
- DPLL provides holdover, freerun and jitter attenuation features with four independent reference source inputs

September 2011

#### **Ordering Information**

ZL50022GAC 256 Ball PBGA Trays Trays Bake & Drypack Trays, Bake & Drypack

\*Pb Free Matte Tin

\*\*Pb Free Tin/Silver/Copper

-40°C to +85°C

- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Output streams can be configured as bidirectional for connection to backplanes
- Per-stream input and output data rate conversion selection at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Input and output data rates can differ




Figure 1 - ZL50022 Functional Block Diagram

Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08

- · Per-stream high impedance control outputs (STOHZ) for 16 output streams
- Per-stream input bit delay with flexible sampling point selection
- · Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G.711 PCM A-Law/μ-Law Translation
- · Four frame pulse and six reference clock outputs
- Three programmable delayed frame pulse outputs
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses: 61 ns, 122 ns, 244 ns
- · Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream (32) Bit Error Rate Test circuits complying to ITU-O.151
- · Per-channel high impedance output control
- · Per-channel message mode
- · Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming
- · Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

### **Applications**

- PBX and IP-PBX
- Small and medium digital switching platforms
- · Remote access servers and concentrators
- Wireless base stations and controllers
- · Multi service access platforms
- Digital Loop Carriers
- Computer Telephony Integration

### **Description**

The ZL50022 is a maximum 4,096 x 4,096 channel non-blocking digital Time Division Multiplex (TDM) switch. It has thirty-two input streams (STio - 31) and thirty-two output streams (STio0 - 31). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. The ZL50022 provides up to sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external tristate drivers for the first sixteen output streams (STio0 - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0 - 31 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection Mode, Message Mode, BER mode and high impedance mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudo-random bit sequence (PRBS) from one of 32 PRBS generators that generates a 2<sup>15</sup>-1 pattern. On the input side channels can be routed to one of 32-bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

When the device is operating as a timing master, the internal digital PLL is in use. In this mode, an external 20.000 MHz crystal is required for the on-chip crystal oscillator. The DPLL is phase-locked to one of four input reference signals (which can be 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz provided on REF0 - 3). The on-chip DPLL operates in normal, holdover or freerun mode and offers jitter attenuation. The jitter attenuation function exceeds the Stratum 4E specification.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write, and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

# **Table of Contents**

Features	
Applications	2
Description	3
Changes Summary	. 10
1.0 Pinout Diagrams	
1.1 BGA Pinout	
1.2 QFP Pinout	
2.0 Pin Description.	
3.0 Device Overview	
4.0 Data Rates and Timing	
4.0 Data Rates and Timing	
4.1 External High Impedance Control, STOR20 - 15	
5.0 ST-BUS and GCI-Bus Timing	
6.0 Output Timing Generation	
7.0 Data Input Delay and Data Output Advancement	
7.1 Input Bit Delay Programming	
7.2 Input Bit Sampling Point Programming	
7.3 Output Advancement Programming	
7.4 Fractional Output Bit Advancement Programming	
7.5 External High Impedance Control Advancement.	
8.0 Data Delay Through the Switching Paths	
8.1 Variable Delay Mode	
8.2 Constant Delay Mode	
9.0 Connection Memory Description	
10.0 Connection Memory Block Programming	
10.1 Memory Block Programming Procedure	
11.0 Device Operation in Master Mode and Slave Modes	
11.1 Master Mode Operation	
11.2 Divided Slave Mode Operation	
11.3 Multiplied Slave Mode Operation	
12.0 Overall Operation of the DPLL	
12.1 DPLL Timing Modes	
12.1.1 Normal Mode	
12.1.2 Holdover Mode	
12.1.3 Automatic Mode	
12.1.3.1 Automatic Reference Switching Without Preferences	
12.1.3.2 Automatic Reference Switching With Preferences	
12.1.4 Freerun Mode.	. 43
12.1.5 DPLL Internal Reset Mode	
13.0 DPLL Frequency Behaviour	. 43
13.1 Input Frequencies	
13.2 Input Frequencies Selection	
13.3 Output Frequencies	
13.4 Pull-In/Hold-In Range (also called Locking Range)	
14.0 Jitter Performance	. 44
14.1 Input Clock Cycle to Cycle Timing Variation Tolerance	
14.2 Input Jitter Acceptance	
14.3 Jitter Transfer Function	
15.0 DPLL Specific Functions and Requirements	
15.1 Lock Detector	. 44

# **Table of Contents**

15.2 Maximum Time Interval Error (MTIE)	45
15.3 Phase Alignment Speed (Phase Slope)	
15.4 Reference Monitoring	45
15.5 Single Period Reference Monitoring	45
15.6 Multiple Period Reference Monitoring	46
16.0 Microprocessor Port	46
17.0 Device Reset and Initialization	46
17.1 Power-up Sequence	47
17.2 Device Initialization on Reset	
17.3 Software Reset	
18.0 Pseudo-random Bit Generation and Error Detection	47
19.0 PCM A-law/m-law Translation	
20.0 Quadrant Frame Programming	49
21.0 JTAG Port	
21.1 Test Access Port (TAP)	49
21.2 Instruction Register	50
21.3 Test Data Registers	
21.4 BSDL	
22.0 Register Address Mapping	51
23.0 Detailed Register Description	53
24.0 Memory	86
24.1 Memory Address Mappings	86
24.2 Connection Memory Low (CM_L) Bit Assignment	
24.3 Connection Memory High (CM_H) Bit Assignment	
25.0 Applications	
25.1 OSCi Master Clock Requirement	
25.1.1 External Crystal Oscillator	
25.1.2 External Clock Oscillator	
26.0 DC Parameters	92
27 0 AC Parameters	93

Data Sheet

# **List of Figures**

	ZL50022 Functional Block Diagram	
	ZL50022 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	
_	ZL50022 256-Lead 28 mm x 28 mm LQFP (top view)	
	nput Timing when CKIN1 - 0 bits = "10" in the CR	
	nput Timing when CKIN1 - 0 bits = "01" in the CR	
•	nput Timing when CKIN1 - 0 = "00" in the CR	
_	Dutput Timing for CKo0 and FPo0	
	Output Timing for CKo1 and FPo1	
	Output Timing for CKo2 and FPo2	
_	Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"	
	Output Timing for CKo4	
	Output Timing for CKo5 and FPo5 (FPo_OFF2)	
	Input Bit Delay Timing Diagram (ST-BUS)	
	Input Bit Sampling Point Programming	
	Input Bit Delay and Factional Sampling Point	
	Output Bit Advancement Timing Diagram (ST-BUS)	
Figure 17 -	Output Fractional Bit Advancement Timing Diagram (ST-BUS)	33
Figure 18 -	Channel Switching External High Impedance Control Timing	34
Figure 19 -	Data Throughput Delay for Variable Delay	35
Figure 20 -	Data Throughput Delay for Constant Delay	36
	Automatic Reference Switching State Diagram with No Preferred Reference	
Figure 22 -	Automatic Reference Switching State Diagrams with Preferred Reference	42
Figure 23 -	Crystal Oscillator Circuit	90
Figure 24 -	Clock Oscillator Circuit	91
Figure 25 -	Timing Parameter Measurement Voltage Levels	93
Figure 26 -	Motorola Non-Multiplexed Bus Timing - Read Access	94
Figure 27 -	Motorola Non-Multiplexed Bus Timing - Write Access	95
Figure 28 -	Intel Non-Multiplexed Bus Timing - Read Access	96
Figure 29 -	Intel Non-Multiplexed Bus Timing - Write Access	97
Figure 30 -	JTAG Test Port Timing Diagram	98
Figure 31 -	Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)	00
Figure 32 -	Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	00
Figure 33 -	ST-BUS Input Timing Diagram when Operated at 2, 4, 8 Mbps	01
Figure 34 -	ST-BUS Input Timing Diagram when Operated at 16 Mbps	02
Figure 35 -	GCI-Bus Input Timing Diagram when Operated at 2, 4, 8 Mbps	02
Figure 36 -	GCI-Bus Input Timing Diagram when Operated at 16 Mbps	03
_	ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
_	GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
	Serial Output and External Control	
•	Output Drive Enable (ODE)	
	Input and Output Frame Boundary Offset	
•	FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram	
•	FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram	
•	FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram	
_	FPo3 and CKo3 (32.768 MHz) Timing Diagram	
	FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)	
	CKo5 Timing Diagram (19.44 MHz)	
•	REF0 - 3 Reference Input/Output Timing	
J	es presentation 🗸 - Contraction of the contraction	

71	_50	0	22
ZΙ	_ኃւ	ΙU	122

List	of	Fig	ure	s
	•	9	<b>u.</b> u	•

| Fic | ure | 49 - | Output     | Timing | (ST-BUS | Format) | )     | <br> | . 11 | 16  |
|-----|-----|------|------------|--------|---------|---------|-------|------|------|------|------|------|------|------|------|------|------|------|------|-----|
|     | ,   | . •  | <b>-</b> 0 |        | (000    |         | / - : | <br> |      | . • |

# **List of Tables**

Table 1 - 0	CKi and FPi Configurations for Master and Divided Slave Modes	22
Table 2 - 0	CKi and FPi Configurations for Multiplied Slave Mode	22
Table 3 - 0	Output Timing Generation	25
Table 4 - I	Delay for Variable Delay Mode	35
Table 5 - 0	Connection Memory Low After Block Programming	37
Table 6 - 0	Connection Memory High After Block Programming	37
	ZL50022 Operating Modes	
	Preferred Reference Selection Options	
	DPLL Input Reference Frequencies	
Table 10 -	Generated Output Frequencies	44
Table 11 -	Values for Single Period Limits	45
Table 12 -	Multi-period Hysteresis Limits	46
	Input and Output Voice and Data Coding	
	Definition of the Four Quadrant Frames	
	Quadrant Frame Bit Replacement	
	· Address Map for Registers (A13 = 0)	
	Control Register (CR) Bits	
	Internal Mode Selection Register (IMS) Bits	
	Software Reset Register (SRR) Bits	
	Output Clock and Frame Pulse Control Register (OCFCR) Bits	
	Output Clock and Frame Pulse Selection Register (OCFSR) Bits	
	· FPo_OFF[n] Register (FPo_OFF[n]) Bits	
	Internal Flag Register (IFR) Bits - Read Only	
	· BER Error Flag Register 0 (BERFR0) Bits - Read Only	
	· BER Error Flag Register 1 (BERFR1) Bits - Read Only	
	BER Receiver Lock Register 0 (BERLR0) Bits - Read Only	
	· BER Receiver Lock Register 1 (BERLR1) Bits - Read Only	
	· DPLL Control Register (DPLLCR) Bits	
	Reference Frequency Register (RFR) Bits	
	Centre Frequency Register - Lower 16 Bits (CFRL)	
	Centre Frequency Register - Upper 10 Bits (CFRU)	
	Frequency Offset Register (FOR) Bits - Read Only	
	Lock Detector Threshold Register (LDTR) Bits	
	Lock Detector Interval Register (LDIR) Bits	
	Slew Rate Limit Register (SRLR) Bits	
	Reference Change Control Register (RCCR) Bits	
	Reference Change Status Register (RCSR) Bits - Read Only	
	Interrupt Register (IR) Bits - Read Only	
	Interrupt Mask Register (IMR) Bits	
	Interrupt Clear Register (ICR) Bits	
	Reference Failure Status Register (RSR) Bits - Read Only	
	Reference Mask Register (RMR) Bits	
	Reference Frequency Status Register (RFSR) Bits - Read only	
	Output Jitter Control Register (OJCR) Bits	
	Stream Input Control Register 0 - 31 (SICR0 - 31) Blts	
	Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits	
	Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits	
	BER Receiver Start Register [n] (BRSR[n]) Bits	
. 22.3	==:::::::::::::::::::::::::::::::::::::	٠.

# **List of Tables**

Table 49 - BER Receiver Length Register [n] (BRLR[n]) Bits	84
Table 50 - BER Receiver Control Register [n] (BRCR[n]) Bits	85
Table 51 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only	85
Table 52 - Address Map for Memory Locations (A13 = 1)	86
Table 53 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0	
Table 54 - Connection Memory Low (CM L) Bit Assignment when CMM = 1	
Table 55 - Connection Memory High (CM. H) Bit Assignment	

# **Changes Summary**

Changes from the November 2006 issue to the September 2011 issue.

Page	Item	Change
1	Ordering Information	Removed leaded packages as per PCN notice.

The following table captures the changes from January 2006 to November 2006.

Page	Item	Change
1		Updated Ordering Information.

The following table captures the changes from the October 2004 issue.

Page	Item	Change						
39, 70, 71	Section12.1, "DPLL Timing Modes" on page 39 RCCR Register bits "FDM1 - 0" on page 70 RCSR Register bits "DPM1 - 0" on page 71	and freerun modes to as DPLL timing modes. This change	s normal, holdover, automatic, are now collectively referred modes instead of operation e is to avoid confusion with e operating modes; the nodes.					
40	Section12.1.3.1, "Automatic Reference Switching Without Preferences" on page 40 and Section12.1.3.2, "Automatic Reference Switching With Preferences" on page 41	clarify the DPLL's a	nd Section 12.1.3.2 added to automatic reference switching eference operations in Mode.					
67	Table 33, Lock Detector Threshold Register (LDTR) Bits	Clarified threshold	calculations.					
69	Table 36, "Reference Change Control Register (RCCR) Bits" Bits "PRS1 - 0" and Bits "PMS2 - 0"	consecutive refere	to clarify that only two nces can be used in node with a preferred					

#### 1.0 **Pinout Diagrams**

#### 1.1 **BGA Pinout**

\	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	V <sub>SS</sub>	STi29	STi28	STi27	STi25	STi26	STi24	NC	NC	STio22	STio23	STio21	STio20	NC	NC	V <sub>SS</sub>	Α
В	STi31	STi10	STi5	STi4	CKo2	STi0	CKo0	REF2	V <sub>DD</sub> _ COREA	FPi	CKi	IC_ OPEN	IC_ OPEN	OSCi	ODE	STio19	В
С	STi30	STi9	V <sub>SS</sub>	STi7	STi6	STi1	CKo1	REF_ FAIL2	V <sub>SS</sub>	IC_ OPEN	IC_ OPEN	OSC <sub>0</sub>	IC_GND	V <sub>SS</sub>	STio15	STio18	С
D	STi17	STi11	V <sub>DD_IO</sub>	STi3	STi2	CKo4	REF3	REF1	REF_ FAIL0	V <sub>SS</sub>	FPo_ OFF1	OSC_ EN	STio13	V <sub>DD_IO</sub>	STio14	STio16	D
Е	STi16	STi14	STi8	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	REF_ FAIL3	REF_ FAIL1	REF0	NC	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>DD_IO</sub>	STio12	FPo2	STio17	Е
F	STi19	STi15	STi12	STi13	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	IC_ OPEN	FPo3	FPo_ OFF2	STOHZ15	F
G	STi18	RESET	IC_GND	IC_ OPEN	TDo	V <sub>DD_IO</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	A12	A13	FPo1	FPo0	STOHZ14	G
Н	STi21	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _	CKo5	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	A7	A9	A10	FPo_ OFF0	A11	STOHZ12	Н
J	STi20	V <sub>DD_IOA</sub>	V <sub>DD_IOA</sub>	V <sub>SS</sub>	V <sub>SS</sub>	CKo3	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	A3	A4	<b>A</b> 5	A8	A6	STOHZ13	J
K	STi22	V <sub>SS</sub>	TMS	$V_{SS}$	V <sub>DD</sub> _ COREA	V <sub>DD_IO</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD_IO</sub>	IC_ OPEN	A0	A2	A1	STOHZ11	K
L	STi23	V <sub>DD</sub> _	TRST	TCK	V <sub>DD_IO</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>DD_IO</sub>	STio10	STio11	STio9	STOHZ10	L
М	STio25	NC	TDi	D0	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	D6	D10	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	MOT_ INTEL	MODE_ 4M0	STio8	STOHZ9	М
N	STio24	NC	V <sub>DD_IO</sub>	STio0	STOHZ3	D1	D5	D7	D11	D13	R/W _WR	DTA_ RDY	STio4	V <sub>DD_IO</sub>	STOHZ5	STOHZ8	N
Р	STio26	NC	V <sub>SS</sub>	STio1	STio3	STOHZ1	D3	D8	D14	ĪRQ	STio5	STOHZ4	STOHZ6	V <sub>SS</sub>	STOHZ7	NC	Р
R	STio27	NC	STOHZ0	STio2	STOHZ2	D2	D4	D9	D12	D15	CS	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
Т	V <sub>SS</sub>	STio28	STio29	STio31	STio30	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V <sub>SS</sub>	Т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Note: A1 corner identified by metallized marking.

Note: Pinout is shown as viewed through top of package.

Figure 2 - ZL50022 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)

#### 1.2 QFP Pinout




Figure 3 - ZL50022 256-Lead 28 mm x 28 mm LQFP (top view)

# 2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V <sub>DD_CORE</sub>	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V <sub>DD_COREA</sub>	Power Supply for analog circuitry: +1.8V
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V <sub>DD_IO</sub>	Power Supply for I/O: +3.3 V
J2, J3	220, 226	$V_{\mathrm{DD\_IOA}}$	Power Supply for the CKo5 and CKo3 outputs: +3.3V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V <sub>SS</sub>	Ground

PBGA Pin Number	LQFP Pin Number	Pin Name	Description			
K3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.			
L4	238	TCK	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic.			
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.			
M3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.			
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.			
B12, B13, C10, C11, F13, G4, K12	80, 105, 150, 151, 152, 153, 210	IC_OPEN	Internal Test Mode (5 V-Tolerant Input with Internal Pull-down) These pins may be left unconnected.			
C13, G3	144, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input) These pins MUST be low.			
A8, A9, A14, A15, E10, M2, N2, P2, P16, R2, R16, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15	61, 62, 63, 64, 65, 66, 67, 68, 134, 135, 136, 137, 138, 139, 140, 215, 219, 225, 229, 236, 237	NC	No Connect These pins MUST be left unconnected.			

PBGA Pin Number	LQFP Pin Number	Pin Name	Description			
M14, R13	46, 48	MODE_4M0, MODE_4M1	<b>4M Input Clock Mode 0 to 1 (5V-Tolerant Input with internal pull-down)</b> These two pins should be tied together and are typically used to select CKi = 4.096MHz operation. See Table 7, "ZL50022 Operating Modes" on page 38 for a detailed explanation See Table 17, "Control Register (CR) Bits" on page 53 for CKi and FPi selection using the CKIN1 - 0 bits.			
D12	107	OSC_EN	Oscillator Enable (5 V-Tolerant Input with Internal Pull-down) If tied high, this pin indicates that there is a 20 MHz external oscillator interfacing with the device. If tied low, there is no oscillator and CKi will be used for master clock generation. If the device is in master mode, an external oscillator is required and this pin MUST be tied high.			
C12	149	OSCo	Oscillator Clock Output (3.3 V Output)  If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (See Figure 23 on page 90) or left unconnected if a clock oscillator is connected to OSCi pin under normal operation (See Figure 24 on page 91). If OSC_EN = 0, this pin MUST be left unconnected.			
B14	148	OSCi	Oscillator Clock Input (3.3 V Input)  If OSC_EN = '1', this pin should be connected to a 20 MHz crystal (See Figure 23 on page 90) or to a clock oscillator under normal operation (See Figure 24 on page 91). If OSC_EN = 0, this pin MUST be driven high or low by connecting either to V <sub>DD_IO</sub> or to ground.			
E9, D8, B8, D7	161, 164, 166, 168	REF0 - 3	DPLL Reference Inputs 0 to 3 (5 V-Tolerant Schmitt-Triggered Inputs)  If the device is in Master mode, these input pins accept 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz timing references independently. One of these inputs is defined as the preferred or forced input reference for the DPLL. The Reference Change Control Register (RCCR) selects the control of the preferred reference. These pins are ignored if the device is in slave mode unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set. When these input pins are not in use, they MUST be driven high or low by connecting either to V <sub>DD_IO</sub> or to ground.			
D9, E8, C8, E7	159, 163, 165, 167	REF_FAIL0 - 3	Failure Indication for DPLL References 0 to 3 (5 V-Tolerant Three-state Outputs) These output pins are used to indicate input reference failure when the device is in master mode. If REF0 fails, REF_FAIL0 will be driven high. If REF1 fails, REF_FAIL1 will be driven high. If REF2 fails, REF_FAIL2 will be driven high. If REF3 fails, REF_FAIL3 will be driven high. If the device is in slave mode, these pins are driven low, unless SLV_DPLLEN (bit 13) in the Control Register (CR) is set.			

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
G15, G14, E15, F14	102, 106, 110, 112	FPo0 - 3	ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CKo0. FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CKo1. FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CKo2. FPo3: Programmable 8 kHz frame pulse corresponding to 4.096 MHz, 8.192 MHz, 16.384 MHz, or 32.768 MHz output clock of CKo3. In Divided Slave modes, the frame pulse width of FPo0 - 3 cannot be narrower than the input frame pulse (FPi) width.
H14, D11	100, 104	FPo_OFF0 - 1	Generated Offset Frame Pulse Outputs 0 to 1 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels.
F15	108	FPo_OFF2 or FPo5	Generated Offset Frame Pulse Output 2 or 19.44 MHz Frame Pulse Output (5 V-Tolerant Three-state Output)  As FPo_OFF2, this is an individually programmable 8 kHz frame pulse, offset from the output frame boundary by a programmable number of channels.  By programming the FP19EN (bit 10) of FPOFF2 register to high, this signal becomes FPo5, a non-offset frame pulse corresponding to the 19.44 MHz clock presented on CKo5. FPo5 is only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.
B7, C7, B5, J6, D6, H5	170, 172, 174, 227, 176, 221	CKo0 - 5	ST-BUS/GCI-Bus Clock Outputs 0 to 5 (5 V-Tolerant Three-state Outputs) CKo0: 4.096 MHz output clock. CKo1: 8.192 MHz output clock. CKo2: 16.384 MHz output clock. CKo3: 4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz programmable output clock. CKo4: 1.544 MHz or 2.048 MHz programmable output clock. CKo5: 19.44 MHz output clock See Section 6.0 on page 24 for details. In Divided Slave mode, the frequency of CKo0 - 3 cannot be higher than input clock (CKi). CKo4 and CKo5 are only available in Master mode or when the SLV_DPLLEN bit in the Control Register is set high while the device is in one of the slave modes.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description				
B10	155	FPi	ST-BUS/GCI-Bus Frame Pulse Input (5 V-Tolerant Schmitt-Triggered Input)  This pin accepts the frame pulse which stays active for 61 ns, 122 ns or 244 ns at the frame boundary. The frame pulse frequency is 8 kHz. The frame pulse associated with the highest input or output data rate must be applied to this pin when the device is operating in Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. When the device is operating in Multiplied Slave mode, the frame pulse associated with the highest input data rate must be applied to this pin. For all modes (except Master mode with loopback), if the data rate is 16.384 Mbps, a 61 ns wide frame pulse must be used. By default, the device accepts a negative frame pulse in ST-BUS format, but it can accept a positive frame pulse instead if the FPINP bit is set high in the Control Register (CR). It can accept a GCI-formatted frame pulse by programming the FPINPOS bit in the Control Register (CR) to high.				
B11	154	CKi	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt Triggered The Input)  This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. The clock frequency associated with twice the highest input or output data rate must be applied to this pin when the device is operating in either Divided Slave mode or Master mode. The exception is if the device is operating in Master mode with loopback (i.e., CKi_LP is set in the Control Register). In that case, this input must be tied high or low externally. The clock frequency associated with twice the highest input data rate must be applied to this pin when the device is operating in Multiplied Slave mode. In all modes of operation (except Master mode with loopback), when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).				

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2, E1, D1, G1, F1, J1, H1, K1, L1, A7, A5, A6, A4, A3, A2, C1, B1	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206, 243, 244, 245, 246, 247, 248, 250, 252, 189, 190, 191, 192, 193, 194, 196, 197	STi0 - 31	Serial Input Streams 0 to 31 (5 V-Tolerant Inputs with Enabled Internal Pull-downs)  The data rate of each input stream can be selected independently using the Stream Input Control Registers (SICR[n]). In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data streams at 16.384 Mbps with 256 channels per frame.
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15, D16, E16, C16, B16, A13, A12, A10, A11, N1, M1, P1, R1, T2, T3, T5, T4	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118, 125, 126, 127, 128, 129, 130, 131, 132, 253, 254, 255, 256, 1, 2, 3, 4	STio0 - 31	Serial Output Streams 0 to 31 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs)  The data rate of each output stream can be selected independently using the Stream Output Control Registers (SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDH (bit 7) and BDL (bit 6) of Internal Mode Selection (IMS) register.
R3, P6, R5, N5, P12, N15, P13, P15, N16, M16, L16, K16, H16, J16, G16, F16	11, 12, 13, 14, 55, 56, 58, 59, 75, 76, 77, 78, 119, 120, 122, 124	STOHZ0 - 15	Serial Output Streams High Impedance Control 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio0 - 15 only.

PBGA Pin Number	LQFP Pin Number	Pin Name	Description	
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 31 and the output-driven-high control for STOHZ0 - 15. When it is high, STio0 - 31 and STOHZ0 - 15 are enabled. When it is low, STio0 - 31 are tristated and STOHZ0 - 15 are driven high.	
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port.	
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.	
R11	40	CS	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.	
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.	
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input) This active low input works in conjunction with CS to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Interinterface.	
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs) These pins form the 14-bit address bus to the internal memories and registers.	

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Enabled Internal Pull-up)  This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
P10	43	ĪRQ	Interrupt (5 V-Tolerant Three-state Output) This programmable active low output indicates that the internal operating status of the DPLL has changed. An external pull-up resistor MUST hold this pin at HIGH level.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 31 drivers and drives the STOHZ0 - 15 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1μs. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 600μs due to the time required to stabilize the device and the crystal oscillator from the power-down state. Refer to Section Section 17.2 on page 47 for details.

#### 3.0 Device Overview

The device has thirty-two ST-BUS/GCI-Bus inputs (STi0 - 31) and thirty-two ST-BUS/GCI-Bus outputs (STi00 - 31). STi00 - 31 can also be configured as bi-directional pins, in which case STi0 - 31 will be ignored. It is a non-blocking digital switch with 4096 64 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048 Mbps, 4.096 Mbps and, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The device also provides sixteen high impedance control outputs (STOHZ0 - 15) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first sixteen ST-BUS/GCI-Bus outputs (STi00 -15).

By using Zarlink's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Slave mode. In Multiplied Slave mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. In Master mode, the on-chip DPLL will drive the output data streams and provide output clocks and frame pulses. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

When the device is in Master mode, the DPLL is phase-locked to one of four DPLL reference signals, REF0 - 3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz reference signal. The on-chip DPLL also offers jitter attenuation, reference switching, reference monitoring, freerun and holdover functions. The jitter performance exceeds the Stratum 4E specification. The intrinsic jitter of all output clocks is less than 1 ns (except for the 1.544 MHz output).

There are two slave modes for this device:

The first is the Divided Slave mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps. For the Divided Slave mode, the core master clock can be either 98.304 MHz, which is multiplied from CKi, or 100 MHz, which is multiplied from a 20 MHz oscillator. The Divided Slave mode with 98.304 MHz core master clock is called Divided Slave with CKi mode, and the mode with 100 MHz core master clock is called Divided Slave with OSC mode.

The second slave mode is called Multiplied Slave mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this 16.384 MHz clock. In Multiplied Slave mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT\_INTEL, CS, DS\_RD, R/W\_WR, IRQ and DTA\_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

### 4.0 Data Rates and Timing

The ZL50022 has 32 serial data inputs and 32 serial data outputs. Each stream can be individually programmed to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125  $\mu$ s frame.

The output streams can be programmed to operate as bi-directional streams. The output streams are divided into two groups to be programmed into bi-directional mode. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, input streams 0 - 15 (STi0 - 15) are internally tied low, and output streams 0 - 15 (STi00 - 15) are set to operate in a bi-directional mode. Similarly, when BDH (bit 7) in the Internal Mode Selection (IMS) register is set, input streams 16 - 31 (STi16 - 31) are internally tied low, and output streams 16 - 31 (STi016 - 31) are set to operate in bi-directional mode. The groups do not have to be set into the same mode. Therefore it is possible to have half of the streams operating in bi-directional mode while the other half is operating in normal input/output mode.

The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 31 (SICR0 - 31). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 4096 channels. If all 32 input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 8192 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 4096 channels will occur if half of the total streams are operating at 16.384 Mbps or all streams are operating at 8.192 Mbps. With all streams operating at 4.096 Mbps, the switching capacity is reduced to 2048 channels. And with all streams operating at 2.048 Mbps, the capacity will be further reduced to 1024 channels. However, as each stream can be programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 4096 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

#### 4.1 External High Impedance Control, STOHZ0 - 15

There are 16 external high impedance control signals, STOHZ0 - 15, that are used to control the external drivers for per-channel high impedance operations. Only the first sixteen ST-BUS/GCI-Bus (STio0 - 15) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 15 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 15 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any

unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 18 on page 34 for a diagrammatical explanation.

### 4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input clock for the ZL50022 can be arranged in one of three different ways. These different ways will be explained further in Section 11.1 to Section 11.3 on page 39. Depending on the mode of operation, the input clock, CKi, will be based on the highest data rate of either the input or both the input and output data rates. The user has to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

In Master mode and Divided Slave mode, the input clock, CKi, must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In Master mode, CKo2 and FPo2 can be programmed to be used as CKi and FPi by setting CKi\_LP (bit 10) in the Control Register (CR). This will internally loop back the CKo2 and FPo2 timing. When this bit is set, CKi and FPi must be tied low or high externally.

Highest <u>Input or Output</u> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 1 - CKi and FPi Configurations for Master and Divided Slave Modes

In Multiplied Slave mode, the input clock, CKi, must be at least twice the highest input data rate, regardless of the output data rate. Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

Highest <i>Input</i> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 2 - CKi and FPi Configurations for Multiplied Slave Mode

The ZL50022 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR

# 5.0 ST-BUS and GCI-Bus Timing

The ZL50022 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a 125  $\mu$ s frame pulse period.

By default, the ZL50022 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

### 6.0 Output Timing Generation

The ZL50022 generates frame pulse and clock timing. There are five output frame pulse pins (FPo0 - 3, 5) and six output clock pins (CKo0 - 5). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. At the output frame boundary, CKo4 will by default have a falling edge while FPo0 is low (CKo4 has no corresponding output frame pulse). At the output frame boundary, CKo5 will by default have a rising edge while FPo5 (FPo\_OFF2) will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 25. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

Pin Name	Output Timing Rate	Output Timing Unit
FPo0 pulse width	244	ns
CKo0	4.096	MHz
FPo1 pulse width	122	ns
CKo1	8.192	MHz
FPo2 pulse width	61	ns
CKo2	16.384	MHz
FPo3 pulse width	244, 122, 61 or 30	ns
CKo3	4.096, 8.192, 16.384 or 32.768	MHz
CKo4	1.544 or 2.048	MHz
FPo5 pulse width	51	ns
CKo5	19.44	MHz

**Table 3 - Output Timing Generation** 

The output timing is dependent on the operation mode that is selected. When the device is in Divided Slave mode, the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal. The output clocks CKo4 - 5 will not generate valid outputs unless the SLV\_DPLLEN (bit 13) of the Control Register (CR) is set.

In Master mode there are programmable output frame pulse, FPo3, and clock pins, CKo3 and CKo4. The outputs from FPo3 and CKo3 are programmed by the CKOFPO3SEL1 - 0 (bits 13 - 12) in the Output Clock and Frame Pulse Selection (OCFSR) register. The output clock pin, CKo4, is controlled by setting the CKO4SEL (bit 14) in the OCFSR register.

In Multiplied Slave mode, CKo4 and CKo5 are not available unless SLV\_DPLLEN is set in the Control Register. All other clocks and frame pulses correspond to the timing shown in Table 3 above.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50022 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P, CKO3P, CKO4P and CKO5P bits to generate the FPo0 - 3 and CKo0 - 5 timing. FPo\_OFF2 is configured to provide the non-offset frame pulse corresponding to the 19.44 MHz clock on CKo5 by setting the FP19EN (bit 10) in the FPOFF2 register. In this instance, FPo OFF2 can be labeled as FPo5.




Figure 7 - Output Timing for CKo0 and FPo0




Figure 8 - Output Timing for CKo1 and FPo1




Figure 9 - Output Timing for CKo2 and FPo2




Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"




Figure 11 - Output Timing for CKo4




Figure 12 - Output Timing for CKo5 and FPo5 (FPo\_OFF2)

## 7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams, unless the stream is operating at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment unless the output stream is operating at 16.384 Mbps, in which case the output bit advancement has a 1/2-bit increment from 0 to 1/2 bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function special, attention must be given to the timing to ensure contention is minimized.

### 7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 31 (SICR0 - 31) as described in Table 45 on page 79. The input bit delay can range from 0 to 7 bits.




Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)

#### 7.2 Input Bit Sampling Point Programming

In addition to the input bit delay feature, the ZL50022 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 31 (SICR0 - 31). For input streams operating at any rate except 16.384 Mbps, the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position. When the stream is operating at 16.384 Mbps, the default sampling point is 1/2 bit and can be adjusted to a 4/4 bit position.




Figure 14 - Input Bit Sampling Point Programming

The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 31 (SICR0 - 31).




Figure 15 - Input Bit Delay and Factional Sampling Point

#### 7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 31 (SOCR0 - 31).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 31 (SOCR0 - 31) as described in Table 47 on page 83. The output bit advancement can vary from 0 to 7 bits.




Figure 16 - Output Bit Advancement Timing Diagram (ST-BUS)

### 7.4 Fractional Output Bit Advancement Programming

In addition to the output bit advancement, the device has a fractional output bit advancement feature that offers better resolution. The fractional output bit advancement is useful in compensating for varying parasitic load on the serial data output pins.

By default all of the streams have zero fractional bit advancement such that bit 7 is the first bit that appears after the output frame boundary. The fractional output bit advancement is enabled by STO[n]FA 1 - 0 (bits 8 - 7) in the Stream Output Control Register 0 - 31 (SOCR0 - 31). For all streams running at any data rate except 16.384 Mbps the fractional bit advancement can vary from 0, 1/4, 1/2 to 3/4 bits. For streams operating at 16.384 Mbps, the fractional bit advancement can be set to either 0 or 1/2 bit.




Figure 17 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)

### 7.5 External High Impedance Control Advancement

The external high impedance signals can be programmed to better match the timing required by the external buffers. By default, the output timing of the STOHZ signals follows the programmed channel delay and bit offset of their corresponding ST-BUS/GCI-Bus output streams. In addition, for all high impedance streams operating at any data rate except 16.384 Mbps, the user can advance the STOHZ signals a further 0, 1/4, 1/2, 3/4 or 4/4 bits by programming STOHZ[n]A 2 - 0 (bit 11 - 9) in the Stream Output Control Register. When the stream is operating at 16.384 Mbps, the additional STOHZ advancement can be set to 0, 1/2 or 4/4 bits by programming the same register.




Figure 18 - Channel Switching External High Impedance Control Timing

### 8.0 Data Delay Through the Switching Paths

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0.

#### 8.1 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than frame integrity. The delay through the switch can vary from 7 channels to 1 frame + 7 channels. To set the device into variable delay mode, VAREN (bit 4) in the Control Register (CR) must be set before  $V/\overline{C}$  (bit 14) in the Connection Memory Low when CMM = 0. If the VAREN bit is not set and the device is programmed for variable delay mode, the information read on the output stream will not be valid.

In variable delay mode, the delay depends on the combination of the source and destination channels of the input and output streams.

m = input channel number	n-m <= 0	0 < n-m < 7	n-m = 7		n-m > 7
n = output channel number			STio < STi	STio >= STi	
T = Delay between input and output	1 frame - (m-n)	1 frame	+ (n-m)	n-m	

**Table 4 - Delay for Variable Delay Mode** 

For example, if Stream 4 Channel 2 is switched to Stream 5 Channel 9 with variable delay, the data will be output in the same 125  $\mu$ s frame. Contrarily, if Stream 6 Channel 1 is switched to Stream 9 Channel 3, the information will appear in the following frame.




Figure 19 - Data Throughput Delay for Variable Delay

#### 8.2 Constant Delay Mode

In this mode, frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames - Input Channel + Output Channel. This can result in a minimum of 1 frame + 1 channel delay if the last channel on a stream is switched to the first channel of a stream. The maximum delay is 3 frames - 1 channel. This occurs when the first channel of a stream is switched to the last channel of a stream. The constant delay mode is available for all output channels.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (m) and output channel number (n). The data throughput delay (T) is:

$$T = 2 \text{ frames} + (n - m)$$

The constant delay mode is controlled by V/C (bit 14) in the Connection Memory Low when CMM = 0. When this bit is set low, the channel is in constant delay mode. If VAREN (bit 4) in the Control Register (CR) is set (to enable variable throughput delay on a chip-wide basis), the device can still be programmed to operate in constant delay mode.




Figure 20 - Data Throughput Delay for Constant Delay

## 9.0 Connection Memory Description

The connection memory consists of two blocks, Connection Memory Low (CM\_L) and Connection Memory High (CM\_H). The CM\_L is 16-bits wide and is used for channel switching and other special modes. The CM\_H is 5 bits wide and is used for the voice coding function. When UAEN (bit 15) of the Connection Memory Low (CM\_L) is low,  $\mu$ -law/A-law conversion will be turned off and the contents of CM\_H will be ignored. Each connection memory location of the CM\_L or CM\_H can be read or written via the 16-bit microprocessor port within one microprocessor access cycle. See Table 52 on page 86 for the address mapping of the connection memory. Any unused bits will be reset to zero on the 16-bit data bus.

For the normal channel switching operation, CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed low. SCA7 - 0 (bits 8 - 1) indicate the source (input) channel address and SSA4 - 0 (bits 13 - 9) indicate the source (input) stream address. The 5-bit contents of the CM\_H will be ignored during the normal channel switching mode without the  $\mu$ -law/A-law conversion when UAEN (bit 15) of the Connection Memory Low (CM\_L) is set to zero. If  $\mu$ -law/A-law conversion is required, the CM\_H bits must be programmed first to provide the voice/data information, the input coding law and the output coding law before the assertion of UAEN (bit 15) in the Connection Memory Low.

When CMM (bit 0) of the Connection Memory Low (CM\_L) is programmed high, the ZL50022 will operate in one of the special modes described in Table 54 on page 88. When the per-channel message mode is enabled, MSG7 - 0 (bit 10 - 3) in the Connection Memory Low (CM\_L) will be output via the serial data stream as message output data. When the per-channel message mode is enabled, the  $\mu$ -law/A-law conversion can also be enabled as required.

# 10.0 Connection Memory Block Programming

This feature allows for fast initialization of the connection memory after power up.

## 10.1 Memory Block Programming Procedure

- 1. Set MBPE (bit 3) in the Control Register (CR) from low to high.
- 2. Configure BPD2 0 (bits 3 1) in the Internal Mode Selection (IMS) register to the desired values to be loaded into CM L.
- 3. Start the block programming by setting MBPS (bit 0) in the Internal Mode Selection Register (IMS) high. The values stored in BPD2 0 will be loaded into bits 2 0 of all CM\_L positions. The remaining CM\_L locations (bits 15 3) and the programmable values in the CM H (bits 4 0) will be loaded with zero values.

The following tables show the resulting values that are in the CM\_L and CM\_H connection memory locations.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	BPD2	BPD1	BPD0

Table 5 - Connection Memory Low After Block Programming

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 6 - Connection Memory High After Block Programming** 

Note: Bits 15 to 5 are reserved in Connection Memory High and should always be 0.

It takes at least two frame periods (250 µs) to complete a block program cycle.

MBPS (bit 0) in the Control Register (CR) will automatically reset to a low position after the block programming process has completed.

MBPE (bit 3) in the Internal Mode Selection (IMS) register must be cleared from high to low to terminate the block programming process. This is not an automatic action taken by the device and must be performed manually.

**Note**: Once the block program has been initiated, it can be terminated at any time prior to completion by setting MBPS (bit 0) in the Control Register (CR) or MBPE (bit 3) in the Internal Mode Selection (IMS) register to low. If the MBPE bit was used to terminate the block programming, the MBPS bit will have to be set low before enabling other device operations.

# 11.0 Device Operation in Master Mode and Slave Modes

This device has two main operating modes - Master mode and Slave mode. Each operating mode has different input/output clock and frame pulse setup requirements and usage.

If the device is programmed to work in Master mode, it is expected that the input clock and frame pulse will be supplied from the embedded DPLL, either directly using the internal loopback mode or indirectly through external loopback path. Sources and destinations of the device's serial input and output data, respectively, have to be synchronized with the device's output clock and frame pulse. In Master mode, output clocks and frame pulses are driven by the DPLL and they are always available with any of the specified frequencies.

The device can also operate in two different Slave modes: Divided Slave mode and Multiplied Slave mode. In either Slave modes, output clocks and frame pulses are generated based on CKi and FPi. The difference is that, in

Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates are also limited as per Table 1), but in Multiplied Slave mode, all specified output clock rates and data rates are available on CKo0-3 and STio0-31. The input data rate cannot exceed the CKi rate in either Slave modes, because input data are always sampled directly by CKi.

By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However, the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference monitoring.

Note that an external oscillator is required whenever the DPLL is used.

Table 7, "ZL50022 Operating Modes" on page 38 summarizes the different modes of operation available within the ZL50022. Each Major mode has various associated Minor modes that are determined by setting the relevant Input Control pins and Control Register bits (Table 17, "Control Register (CR) Bits" on page 53) indicated in the table.

De	vice		Input P	ins			CR Register			Output Clo	ock Pins		D	ata Pins
Operating Mode		Co	Control		Signal		Bits		Reference Lock		Enabled		Clock Source	
Major	Minor	OSC_EN	MODE_4M [1:0]	OSCi	CKi	OPM [1:0]	SLV_DPLLEN	CKi_LP	CKo0-3	CKo4-5	CKo0-3	CKo4-5	STi	STo
Master	CKi	1	00	20 MHz	4/8/16 M	00	X	0	Freerun, Holdover			Yes	CKi*	Cko2
	Loopback				Х			1	or REI	F0-3			Cko2	(DPLL)
Divided	4 M	1	11	20 MHz	4 M	01	1	Х	CKi	REF0-3		Yes	CKi	CKo0-3
Slave	8/16 M		00		8/16 M									(CKi)
	4 M	0	11	Х	4 M	X0	0			Х		No		
	8/16 M		00		8/16 M									
Multiplied	4 M	1	11	20 MHz	4 M	11	1		CKi MULT	REF0-3		Yes		CKo0-3
Slave	8/16 M		00		8/16 M									(CKi MULT)
	4 M	0	11	Х	4 M	X1	0			Х		No		
	8/16 M		00		8/16 M									

Legend:

Reference Lock - Refers to what signal the output pins are locked to:

REF0-3 = Normal Mode

Cki = Bypass. Cki is passed directly through to CKo0-3.

Cki MULT = Cki is passed through clock multiplier to CKo0-3.

\* CKi must be phase aligned (edge synchronous) to CKo0-3.
Clock Source - Refers to which clock samples STi and which clock outputs STo; STi applies when STi or STio is input; STo applies when STio is output.

Table 7 - ZL50022 Operating Modes

#### 11.1 Master Mode Operation

When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and holdover functions. In this mode, STio0 - 31 are driven by a clock generated by the DPLL, which also provides all the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo\_OFF0 - 2). One of the output clocks and frame pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the CKi\_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is recommended that CKo2 (16.384MHz) and FPo2 (61ns pulse) are used so that all input data rates are available.

X - Don't care or not applicable.

## 11.2 Divided Slave Mode Operation

When the device is in Divided Slave mode, STio0 - 31 are driven by CKi. In this mode, the output streams and clocks have the same jitter characteristics as the input clock (CKi), but the input and output data rates cannot exceed the limit defined by CKi (as per Table 1). For example, if CKi is 4.096 MHz, the input and output data rate cannot be higher than 2.048 Mbps, and the generated output clock rates cannot exceed 4.096 MHz. If the DPLL is not enabled, an external oscillator is optional in Divided Slave mode.

## 11.3 Multiplied Slave Mode Operation

When the device is in Multiplied Slave mode, device hardware is used to multiply CKi internally. STio0 - 31 are driven by this internally generated clock. In this mode, the output clocks and data can run at any of the specified rates, but they may have different jitter characteristics from the input clock (CKi). The input data rates are still limited by the CKi rate (as per Table 1), as input data are always sampled directly by CKi. If the DPLL is not enabled, an external oscillator is not required in Multiplied Slave mode.

# 12.0 Overall Operation of the DPLL

The DPLL accepts four input references and delivers six output clocks and five output frame pulses. The DPLL meets or exceeds all of the requirements of the Telcordia GR-1244-CORE standard for a Stratum 4E compliant PLL. This includes the freerun, reference switching and monitoring, jitter/wander attenuation and holdover functions. The intrinsic output jitter of the DPLL does not exceed 1 ns (except for the 1.544 MHz output).

The DPLL is able to lock to an input reference presented on the REF0 - 3 inputs. It is possible to force the DPLL module to lock to a selected reference, to prefer one reference, to enter holdover mode or to freerun.

# 12.1 DPLL Timing Modes

There are four timing modes for the DPLL: normal, holdover, automatic and freerun modes. In addition to these four functional timing modes, the DPLL can also be programmed to internal reset mode.

#### 12.1.1 Normal Mode

In normal timing mode, the DPLL generates clocks and frame pulses that are phase locked to the active input reference. Jitter on the input clock is attenuated by the DPLL.

#### 12.1.2 Holdover Mode

In holdover mode, the DPLL no longer synchronizes the output clock to any input reference. It maintains the frequency that it was at prior to entering holdover mode. The holdover mode typically happens when the input clock becomes unreliable or is lost altogether. It takes some time for the system to realize that the input clock is unreliable. Meanwhile, the DPLL tracks an unreliable clock. Therefore the DPLL could hold to an invalid frequency when it enters holdover mode. In order to prevent this situation, the DPLL stores the current frequency at regular intervals in holdover memory so that it can restore the frequency of the input clock just after the input clock became unreliable.

#### 12.1.3 Automatic Mode

In this mode, the state machine controls the DPLL based on the settings in the registers and the quality of the reference input clocks. The DPLL is internally either in normal or holdover mode. In the following two sections, the reference selection and state machine operation in automatic mode will be explained in more details.

## 12.1.3.1 Automatic Reference Switching Without Preferences

When the DPLL is programmed to operate in Automatic mode without Preference (RCCR Register, PMS2-0 bits = 000), all references, REF0-3, will have equal importance. A circulating *Round Robin* selection sequence determines the reference to be used as shown in Figure 21. The state machine basically searches for valid reference in a circular order of REF0 -> REF1 -> REF2 -> REF3 -> REF0, etc.




Figure 21 - Automatic Reference Switching State Diagram with No Preferred Reference

# 12.1.3.2 Automatic Reference Switching With Preferences

If a particular reference needs to have higher priority than the others, the device can be programmed in Automatic mode with a preferred reference (RCCR Register, PMS2-0 bits = 001). When a preferred reference is selected, the device can only switch automatically between two references, as shown in Table 8. The preferred reference will be used as the primary reference and, by default, only its next consecutive reference will be used as the secondary reference. No more than two references can be used in Automatic mode when a preferred reference is selected.

	Primary Reference (Preferred)	Secondary Reference
Option 1	Ref 0	Ref 1
Option 2	Ref 1	Ref 2
Option 3	Ref 2	Ref 3
Option 4	Ref 3	Ref 0

**Table 8 - Preferred Reference Selection Options** 

Figure 22 shows the state diagram for the four valid options of automatic reference switching with a preferred reference.




Figure 22 - Automatic Reference Switching State Diagrams with Preferred Reference

With a preferred reference, if more than two references are required, or the two references are not in consecutive order, or the roles of the two references need to be interchanged, then external software is required to manually control the reference switching of the DPLL (by monitoring the reference failure status and reprogramming the device accordingly).

#### 12.1.4 Freerun Mode

In freerun mode, the DPLL generates a fixed output frequency based on the crystal oscillator frequency. To meet Stratum 4E, the accuracy of the circuitry for the freerunning output clock must be ±32 ppm or better.

#### 12.1.5 DPLL Internal Reset Mode

DPLL\_IRM (bit 0) in the DPLL Control Register (DPLLCR) enables the internal reset mode. In the internal reset mode, the DPLL module is disabled to save power. The circuit will be reset continuously and no output clocks will be generated. When the internal DPLL module is in the internal reset mode, all registers remain accessible. Note that applying the DPLL reset does not reset the DPLL registers: they preserve the values that they had prior to entering reset.

# 13.0 DPLL Frequency Behaviour

## 13.1 Input Frequencies

The DPLL is able to synchronize to one of the following input frequencies:

8 kHz
1.544 MHz (DS1)
2.048 MHz (E1)
4.096 MHz
8.192 MHz
16.384 MHz
19.44 MHz

Table 9 - DPLL Input Reference Frequencies

#### 13.2 Input Frequencies Selection

The input frequencies of REF 0 - 3 can be automatically detected or programmed independently by the Reference Frequency Register (RFR) if RFRE (bit 1) in the DPLL Control Register (DPLLCR) is set. The detected frequency of the selected reference is indicated in the Reference Change Status Register (RCSR). In addition, the detected frequencies of all four references are indicated in the Reference Frequency Status Register (RFSR). See Table 28 on page 63, Table 29 on page 64, Table 37 on page 70 and Table 43 on page 77 for the detailed bit description of the DPLL Control Register (DPLLCR), Reference Frequency Register (RFR), Reference Change Status Register (RCSR) and Reference Frequency Status Register (RFSR), respectively.

#### 13.3 Output Frequencies

The DPLL generates a limited number of output signals. All signals are synchronous to each other and in the normal operating mode, are locked to the selected input reference. The DPLL provides outputs with the following frequencies:

CKo0	4.096 MHz
CKo1	8.192 MHz
CKo2	16.384 MHz
CKo3	4.096 MHz, 8.192 MHz, 16.384 MHz or 32.768 MHz
CKo4	1.544 MHz or 2.048 MHz
CKo5	19.44 MHz
FPo0	8 kHz (244 ns wide pulse)
FPo1	8 kHz (122 ns wide pulse)
FPo2	8 kHz (61 ns wide pulse)
FPo3	8 kHz (244 ns, 122 ns, 61 ns or 30 ns wide pulse)
FPo5	8 kHz (51 ns wide pulse)

**Table 10 - Generated Output Frequencies** 

# 13.4 Pull-In/Hold-In Range (also called Locking Range)

The widest tolerance required for any of the given input clock frequencies is  $\pm 130$  ppm for the T1 clock (1.544 MHz). If the system clock (crystal/oscillator) accuracy is  $\pm 30$  ppm, it requires a minimum pull-in range of  $\pm 160$  ppm.Users who do not require the  $\pm 30$  ppm freerun accuracy of the DPLL can use a  $\pm 100$  ppm system clock. Therefore the pull-in range is a minimal  $\pm 230$  ppm. The pull-in range of this device is  $\pm 260$  ppm.

#### 14.0 Jitter Performance

# 14.1 Input Clock Cycle to Cycle Timing Variation Tolerance

The ZL50022 has an exceptional cycle to cycle timing variation tolerance of 20 ns. This allows the ZL50022 to synchronize off a low cost DPLL when it is in either Divided Slave mode or Multiplied Slave mode.

#### 14.2 Input Jitter Acceptance

The input jitter acceptance is specified in standards as the minimum amount of jitter of a certain frequency on the input clock that the DPLL must accept without making cycle slips or losing lock. The lower the jitter frequency, the larger the jitter acceptance. For jitter frequencies below a tenth of the cut-off frequency of the DPLL's jitter transfer function, any input jitter will be followed by the DPLL. The maximum value of jitter tolerance for the DPLL is  $\pm 1023UI_{n-n}$ .

#### 14.3 Jitter Transfer Function

The corner frequency (-3 dB) of the Stratum 4E DPLL is 15.2 Hz.

# 15.0 DPLL Specific Functions and Requirements

#### 15.1 Lock Detector

To determine if the DPLL is locked to the input clock, a lock detector monitors the phase value output of the phase detector, which represents the difference between input reference and output feedback clock. If the phase value is below a certain threshold for a certain interval, the DPLL is pronounced locked to the input clock. The monitoring is done in intervals of 4 ms. The lock detector threshold and the interval are programmable by the user through the Lock Detector Threshold Register (LDTR) and the Lock Detector Interval Register (LDIR) respectively. See Table 33 on page 67 and Table 34 on page 68 for the bit descriptions of the Lock Detector Threshold Register (LDTR) and Lock Detector Interval Register (LDTR) respectively. The value of the Lock Detector Threshold Register

(LDTR) should be programmed with respect to the maximum expected jitter frequency and amplitude on the selected input references.

The lock status can be monitored through the Reference Change Status Register (RCSR). See Table 37 on page 70 for the bit description of the Reference Change Status Register (RCSR).

# 15.2 Maximum Time Interval Error (MTIE)

Several standards require that the output clock of the DPLL may not move in phase more than a certain amount. In order to meet those standards, a special circuit maintains the phase of the DPLL output clock during reference and mode rearrangements. The total output phase change or Maximum Timing Interval Error (MTIE) during rearrangements is less than 31 ns per rearrangement, exceeding Stratum 4E requirements. After a large number of reference switches, the accumulated phase error can become significant, so it is recommended to use MTIE reset in such situations, to realign outputs to the nearest edge of the selected reference. The MTIE reset can be programmed by setting MTR (bit 7) in the Reference Change Control Register (RCCR), as described in Table 36 on page 69.

# 15.3 Phase Alignment Speed (Phase Slope)

Besides total phase change, standards also require a certain rate of the phase change of the output clock. The phase alignment speed is programmable by the user through a value in the Slew Rate Limit Register (SRLR) as described in Table 35 on page 68. Stratum 4E requires that the phase alignment speed not exceed 81 ns per 1.326 ms (61ppm). The width of the register and the limiter circuitry provide a maximum phase change alignment speed of 186 ppm. The phase alignment speed default value is 56 ppm.

#### 15.4 Reference Monitoring

The quality of the four input reference clocks is continuously monitored by the reference monitors. There are separate reference monitor circuits for the four DPLL references. References are checked for short phase (single period) deviations as well as for frequency (multi-period) deviations with hysteresis.

The Reference Status Register (RSR) reports the status of the reference monitors. The register bits are described in Table 41 on page 74. The Reference Mask Register (RMR) allows users to ignore the monitoring features of the reference monitors. See Table 42 on page 75 for details.

#### 15.5 Single Period Reference Monitoring

Values for short phase deviations (upper and lower limit) are programmable through registers. The unit of the binary values of these numbers is 100 MHz clock period (10 ns). Single period deviation limits are more relaxed than multi period limits, and are used for early detection of the reference loss, or huge phase jumps.

The values for the upper and lower limits are shown in the following table:

Reference Frequency	Comment
8 kHz	10Ulp-p
1.544 MHz	0.3Ulp-p
2.048 MHz	0.2Ulp-p
4.096 MHz	0.2Ulp-p
8.192 MHz	0.2Ulp-p
16.384 MHz	0.2Ulp-p
19.44 MHz	0.2Ulp-p

Table 11 - Values for Single Period Limits

## 15.6 Multiple Period Reference Monitoring

To monitor reference failure based on frequency offset, multi-period checking is performed. Reference validation time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for reference validation time, the time base for multi period monitoring has to be big enough. To implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but passing is not detected until the reference is within near limits. The zone between near and far limits, called the "grey zone", is required by standards and prevents unnecessary reference switching when the selected reference is close to the boundary of failure.

The monitor makes a decision about reference validity after two consecutive measurements with respect to its time base. The time base for multi-period monitoring is 10 seconds. The time base is defined in the number of reference clock cycles.

The device has two sets of limits, the Stratum 4E default limits and the Relaxed Stratum 4E limits (see Table 12, "Multi-period Hysteresis Limits" on page 46). The ST4\_LIM bit in Table 28, DPLL Control Register (DPLLCR) Bits is used to select between the two sets of limits.

	Stratum 4E Default Limits (in 10 ns units)	Relaxed Stratum 4E Limits (in 10 ns units)		
Far Upper Limit	-82.487 ppm	-250 ppm		
Near Upper Limit	-64.713 ppm	-240 ppm		
Nominal Value	(	) ppm		
Near Lower Limit	64.713 ppm	240 ppm		
Far Lower Limit	82.487 ppm	250 ppm		

Table 12 - Multi-period Hysteresis Limits

# 16.0 Microprocessor Port

The device provides access to the internal registers, connection memories and data memories via the microprocessor port. The microprocessor port is capable of supporting both Motorola and Intel non-multiplexed microprocessors. The microprocessor port consists of a 16-bit parallel data bus (D15 - 0), 14 bit address bus (A13 - 0) and six control signals (MOT INTEL, CS, DS RD, R/W WR, IRQ and DTA RDY).

The data memory can only be read from the microprocessor port. For a data memory read operation, D7 - 0 will be used and D15 - 8 will output zeros.

For a CM\_L read or write operation, all bits (D15 - 0) of the data bus will be used. For a CM\_H write operation, D4 - 0 of the data bus must be configured and D15 - 5 are ignored. D15 - 5 must be driven either high or low. For a CM H read operation, D4 - 0 will be used and D15 - 5 will output zeros.

Refer to Figure 26 on page 94, Figure 27 on page 95, Figure 28 on page 96 and Figure 29 on page 97 for the microprocessor timing.

#### 17.0 Device Reset and Initialization

The RESET pin is used to reset the ZL50022. When this pin is low, the following functions are performed:

- synchronously puts the microprocessor port in a reset state
- tristates the STio0 31 outputs
- drives the STOHZ0 15 outputs to high

- preloads all internal registers with their default values (refer to the individual registers for default values)
- clears all internal counters

#### 17.1 Power-up Sequence

The recommended power-up sequence is for the  $V_{DD\_IO}$  supply (normally +3.3 V) to be established before the power-up of the  $V_{DD\_CORE}$  supply (normally +1.8 V). The  $V_{DD\_CORE}$  supply may be powered up at the same time as  $V_{DD\_IO}$ , but should not "lead" the  $V_{DD\_IO}$  supply by more than 0.3 V.

#### 17.2 Device Initialization on Reset

Upon power up, the ZL50022 should be initialized as follows:

- Set the ODE pin to low to disable the STio0 31 outputs and to drive STOHZ0 15 to high
- Set the TRST pin to low to disable the JTAG TAP controller
- Reset the device by pulsing the  $\overline{RESET}$  pin to zero for longer than 1  $\mu s$
- After releasing the RESET pin from low to high, wait for a certain period of time (see Note below) for the device to stabilize from the power down state before the first microprocessor port access can occur
- Program CKIN1 0 (bit 6 -5) in the Control Register (CR) to define the frequency of the CKi and FPi inputs
- Wait at least 500 µs prior to the next microport access (see Note below)
- Use the block programming mode to initialize the connection memory
- · Release the ODE pin from low to high after the connection memory is programmed

**Note**: If an external oscillator is used, the waiting time is  $500 \, \mu s$ . Without the external oscillator, if CKi is  $16.384 \, MHz$ , the waiting time is  $500 \, \mu s$ ; if CKi is  $8.192 \, MHz$ , the waiting time is  $1 \, ms$ ; if CKi is  $4.096 \, MHz$ , the waiting time is  $2 \, ms$ .

#### 17.3 Software Reset

In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while SRSTSW (bit 1) resets the rest of the switch.

#### 18.0 Pseudo-random Bit Generation and Error Detection

The ZL50022 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of  $2^{15}$ -1 pseudo-random code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time (125  $\mu$ s). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled. (This is the default state.)

Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how many BER channels are to be monitored by the BER receiver.

For each input stream, there is a set of registers for the BER test. The registers are as follows:

• BER Receiver Control Register (**BRCR**) - ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register (BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.

- BER Receiver Start Register (**BRSR**) ST[n]BRS7 0 (bit 7 0) defines the input channel from which the BER sequence will start to be compared.
- BER Receiver Length Register (**BRLR**) ST[n]BL8 0 (bit 8 0) define how many channels the sequence will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256 channels at the data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, respectively. The minimum length of the BER test is a single channel. The user must take care to program the correct channel length for the BER test so that the channel length does not exceed the total number of channels available in the stream.
- BER Receiver Error Register (**BRER**) This read-only register contains the number of counted errors. When the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER (bit 1) in the BER Receiver Control Register is used to reset the BRER register.

For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM\_L). PCC1 - 0 (bits 2 - 1) in the Connection Memory Low must be programmed to "10" to enable the per-stream based BER transmitters. For each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames (250 µs) between completion of connection memory programming and starting the BER receiver before the BER receiver can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.

# 19.0 PCM A-law/μ-law Translation

The ZL50022 provides per-channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is valid in both Connection Mode and Message Mode.

In order to use this feature, the Connection Memory High (CM\_H) entry for the output channel must be programmed.  $\overline{V/D}$  (bit 4) defines if the traffic in the channel is voice or data. Setting ICL1 - 0 (bits 3 - 2) programs the input coding law and OCL1 - 0 (bits 1- 0) programs the output coding law as shown in Table 13.

The	diffarant		antiona	~ ~ ~ .
rne	different	coae	ODHOUS	are.

Input Coding (ICL1- 0)	Output Coding (OCL1 - 0)	Voice Coding (V/D bit = 0)	Data Coding (V/D bit = 1)
00	00	ITU-T G.711 A-law	No code
01	01	ITU-T G.711 μ-law	Alternate Bit Inversion (ABI)
10	10	A-law without Alternate Bit Inversion (ABI)	Inverted Alternate Bit Inversion (ABI)
11	11	μ-law without Magnitude Inversion (MI)	All bits inverted

Table 13 - Input and Output Voice and Data Coding

For voice coding options, the ITU-T G.711 A-law and ITU-T G.711  $\mu$ -law are the standard rules for encoding. A-law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0).  $\mu$ -law without Magnitude Inversion (MI) is an alternative code that does not perform inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When transferring data code, the option "no code" does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits (6, 4, 2, 0) while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits (7, 5, 3, 1). When the "All bits inverted" option is selected, all of the bits (7, 6, 5, 4, 3, 2, 1, 0) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50022 performs translation between the two standards. If the input

and output encoding laws are set to the same standard, no translation occurs. As the  $\overline{V}/D$  (bit 4) of the Connection Memory High (CM\_H) must be set on a per-channel basis, it is not possible to translate between voice and data encoding laws.

# 20.0 Quadrant Frame Programming

By programming the Stream Input Quadrant Frame Registers (SIQFR0 - 31), users can divide one frame of input data into four quadrant frames and can force the LSB or MSB of every input channel in these quadrants to one or zero for robbed-bit signaling. The four quadrant frames are defined as follows:

Data Rate	Quadrant 0	Quadrant 1	Quadrant 2	Quadrant 3
2.048 Mbps	Channel 0 - 7	Channel 8 - 15	Channel 16 - 23	Channel 24 - 31
4.096 Mbps	Channel 0 - 15	Channel 16 - 31	Channel 32 - 47	Channel 48 - 63
8.192 Mbps	Channel 0 - 31	Channel 32 - 63	Channel 64 - 95	Channel 96 - 127
16.384 Mbps	Channel 0 - 63	Channel 64 - 127	Channel 128 - 191	Channel 192 - 255

Table 14 - Definition of the Four Quadrant Frames

When the quadrant frame control bits, STIN[n]Q3C2 - 0 (bit 11 - 9), STIN[n]Q2C2 - 0 (bit 8 - 6), STIN[n]Q1C2 - 0 (bit 5 - 3) or STIN[n]Q1C2 - 0 (bit 2 - 0), are set, the LSB or MSB of every input channel in the quadrant is forced to "1" or "0" as shown by the following table:

STIN[n]Q[y]C[2:0]	Action
0xx	Normal Operation
100	Replaces LSB of every channel in Quadrant y with '0'
101	Replaces LSB of every channel in Quadrant y with '1'
110	Replaces MSB of every channel in Quadrant y with '0'
111	Replaces MSB of every channel in Quadrant y with '1'
<b>Note:</b> y = 0, 1, 2, 3	·

Table 15 - Quadrant Frame Bit Replacement

Note that Quadrant Frame Programming and BER reception cannot be used simultaneously on the same input stream.

#### 21.0 JTAG Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE-1149.1 (JTAG) standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller.

## 21.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50022 test functions. It consists of three input pins and one output pin as follows:

• Test Clock Input (TCK) - TCK provides the clock for the test logic. TCK does not interfere with any on-chip clock and thus remains independent in the functional mode. TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

- Test Mode Selection Inputs (TMS) The TAP Controller uses the logic signals received at the TMS input to
  control test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is
  internally pulled to high when it is not driven from an external source.
- **Test Data Input (TDi)** Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. The registers are described in a subsequent section. The received input data is sampled at the rising edge of the TCK pulse. This pin is internally pulled to high when it is not driven from an external source.
- Test Data Output (TDo) Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or test data register are serially shifted out towards TDo. The data from TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.
- Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to high when it is not driven from an external source.

# 21.2 Instruction Register

The ZL50022 uses the public instructions defined in the IEEE-1149.1 standard. The JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP Controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during data register scanning.

## 21.3 Test Data Registers

As specified in the IEEE-1149.1 standard, the ZL50022 JTAG interface contains three test data registers:

- The Boundary-Scan Register The Boundary-Scan register consists of a series of boundary-scan cells arranged to form a scan path around the boundary of the ZL50022 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50022 is 0C36614B<sub>H</sub>

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 0110 0110
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

# 21.4 BSDL

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

# 22.0 Register Address Mapping

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0000 <sub>H</sub>	R/W	Control Register	CR	Switch/Hardware
0001 <sub>H</sub>	R/W	Internal Mode Selection Register	IMS	Switch/Hardware
0002 <sub>H</sub>	R/W	Software Reset Register	SRR	Hardware Only
0003 <sub>H</sub>	R/W	Output Clock and Frame Pulse Control Register	OCFCR	DPLL/Hardware
0004 <sub>H</sub>	R/W	Output Clock and Frame Pulse Selection Register	OCFSR	DPLL/Hardware
0005 <sub>H</sub>	R/W	FPo_OFF0 Register	FPOFF0	DPLL/Hardware
0006 <sub>H</sub>	R/W	FPo_OFF1 Register	FPOFF1	DPLL/Hardware
0007 <sub>H</sub>	R/W	FPo_OFF2 Register	FPOFF2	DPLL/Hardware
0010 <sub>H</sub>	R Only	Internal Flag Register	IFR	Switch/Hardware
0011 <sub>H</sub>	R Only	BER Error Flag Register 0	BERFR0	Switch/Hardware
0012 <sub>H</sub>	R Only	BER Error Flag Register 1	BERFR1	Switch/Hardware
0013 <sub>H</sub>	R Only	BER Receive Lock Register 0	BERLR0	Switch/Hardware
0014 <sub>H</sub>	R Only	BER Receive Lock Register 1	BERLR1	Switch/Hardware
0040 <sub>H</sub>	R/W	DPLL Control Register	DPLLCR	DPLL/Hardware
0041 <sub>H</sub>	R/W	Reference Frequency Register	RFR	DPLL/Hardware
0042 <sub>H</sub>	R/W	Centre Frequency Register - Lower 16 Bits	CFRL	DPLL/Hardware
0043 <sub>H</sub>	R/W	Centre Frequency Register - Upper 10 Bits	CFRU	DPLL/Hardware
0045 <sub>H</sub>	R Only	Frequency Offset Register	FOR	DPLL/Hardware
0047 <sub>H</sub>	R/W	Lock Detector Threshold Register	LDTR	DPLL/Hardware
0048 <sub>H</sub>	R/W	Lock Detector Interval Register	LDIR	DPLL/Hardware
0049 <sub>H</sub>	R/W	Slew Rate Limit Register	SRLR	DPLL/Hardware
004B <sub>H</sub>	R/W	Reference Change Control Register	RCCR	DPLL/Hardware
004C <sub>H</sub>	R Only	Reference Change Status Register	RCSR	DPLL/Hardware
0066 <sub>H</sub>	R Only	Interrupt Register	IR	DPLL/Hardware
0067 <sub>H</sub>	R/W	Interrupt Mask Register	IMR	DPLL/Hardware
0068 <sub>H</sub>	R/W	Interrupt Clear Register	ICR	DPLL/Hardware
0069 <sub>H</sub>	R Only	Reference Failure Status Register	RSR	DPLL/Hardware
006A <sub>H</sub>	R/W	Reference Mask Register	RMR	DPLL/Hardware
006B <sub>H</sub>	R Only	Reference Frequency Status Register	RFSR	DPLL/Hardware
006C <sub>H</sub>	R/W	Output Jitter Control Register	OJCR	DPLL/Hardware

Table 16 - Address Map for Registers (A13 = 0)

Address A13 - A0	CPU Access	Register Name	Abbreviation	Reset By
0100 <sub>H</sub> - 011F <sub>H</sub>	R/W	Stream Input Control Registers 0 - 31	SICR0 - 31	Switch/Hardware
0120 <sub>H</sub> - 013F <sub>H</sub>	R/W	Stream Input Quadrant Frame Registers 0 - 31	SIQFR0 - 31	Switch/Hardware
0200 <sub>H</sub> - 021F <sub>H</sub>	R/W	Stream Output Control Registers 0 - 31	SOCR0 - 31	Switch/Hardware
0300 <sub>H</sub> - 031F <sub>H</sub>	R/W	BER Receiver Start Registers 0 - 31	BRSR0 - 31	Switch/Hardware
0320 <sub>H</sub> - 033F <sub>H</sub>	R/W	BER Receiver Length Registers 0 - 31	BRLR0 - 31	Switch/Hardware
0340 <sub>H</sub> - 035F <sub>H</sub>	R/W	BER Receiver Control Registers 0 - 31	BRCR0 - 31	Switch/Hardware
0360 <sub>H</sub> - 037F <sub>H</sub>	R Only	BER Receiver Error Registers 0 - 31	BRER0 - 31	Switch/Hardware

Table 16 - Address Map for Registers (A13 = 0) (continued)

# 23.0 Detailed Register Description

	rnal Re et Value		Vrite Addre 100 <sub>H</sub>	ss: 0000	) <sub>H</sub>											
15	14	ļ	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0		SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0

Bit	Name			Description									
15 - 14	Unused	Reserved.	In normal functiona	al mode, these bits <b>MUS</b>	T be set to zero.								
13	SLV_ DPLLEN	When this to when SLV CKi and FF REF[3:0]).	oit is low, DPLL is doit is high and OSC DPLLEN is set in □ CKo[5:4] and F □ In this mode of o	(Ignored in Master Molisabled in Slave mode. EN = 1, the DPLL is en Slave mode, CKo[3:0] 'Po[5] are locked to the peration, the DPLL reta [3:0] output signals. Seletails.	nabled in Slave mode and FPo[3:0] are go e selected input refe ains its functionality,	enerated from rence (one of including the							
12 - 11	OPM1 - 0	Operation These bits "ZL50022 C	are used to set	the device in Master/S n page 38 for more deta	Slave operation. Refails.	er to Table 7,							
10	CKi_LP	When this became the widen this lead FPo2 in CKIN1 - 0	oit is low, CKi and Foit is high, CKi and eespectively, and Country (bits 6 - 5) of this	red in slave mode) FPi are used as input pir FPi are internally loop Ki pin and FPi pin sho register should be pro n page 38 for more deta	ped back from CKo2 ould be tied low or hogrammed to be 00.	igh externally;							
9	FPINPOS	When this b	Input Frame Pulse (FPi) Position When this bit is low, FPi straddles frame boundary (as defined by ST-BUS). When this bit is high, FPi starts from frame boundary (as defined by GCI-Bus)										
8	CKINP	When this b		Illing edge aligns with th									
7	FPINP	When this		arity ut frame pulse FPi has frame pulse FPi has the									
6 - 5	CKIN1 - 0	Input Clock	(CKi) and Frame	Pulse (FPi) Selection									
			CKIN1 - 0	FPi Active Period	CKi								
			00	61 ns	16.384 MHz								
			01	122 ns	8.192 MHz								
		10 244 ns 4.096 MHz											
		11 Reserved											
				4M1 pins, as described e input clock mode.	in "Pin Description" o	on page 13,							

Table 17 - Control Register (CR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SLV_ DPLLEN	OPM 1	OPM 0	CKi_ LP	FPIN POS	CKINP	FPINP	CKIN 1	CKIN 0	VAR EN	MBPE	OSB	MS1	MS0
Bit	N	ame						De	scripti	on					
4	VA	AREN	When	ble Dela this bit this bit	is low	, the va	<b>able</b> ariable d ⁄ariable	delay mo delay n	ode is o	disable enable	ed on a	device a device	-wide l e-wide	oasis. basis.	
3	N	IBPE	When	this bit am the c	is hid	ah, the	ming Ei connectiemory.	ction me	emory is low,	block   the me	progra emory	mming block p	mode rogram	is ena	abled mode
2	(	OSB	This b		es the	STio0	) - 31 an of the se				erial ou	utputs. 7	Γhe fol	lowing	table
				RESET Pin		TSW SRR)	ODE Pin	OSB Bit	9	STio0 - 3	31		STOH	Z0 - 15	i
				0	2	X	Χ	Χ	HiZ				Drive	n High	
				1		1	Χ	Χ		HiZ		Driven High			
				1	(	0	0	Χ		HiZ		Driven High			
				1	(	0	1	0		HiZ			Drive	n High	
				1		0	1	1	(Con	Active trolled b		(C	Ac Controlle	tive ed by C	M)
				Jnused o (bit2 - 0).	utput s	treams	are tristat	ted (STio	= HiZ, S	STOHZ	= Drive	n High). F	Refer to	SOCR	0 - 31
- 0	M	S1 - 0	These	ory Sele two bit r access	s are ı	used to	select	connec	tion me	emory I	ow, co	nnectio	n high	or dat	a me
				ı	MS1 - (	)			Memo	ry Sele	ction				
					00			Connec	tion Me	mory Lo	w Rea	d/Write		1	
					01			Connect	ion Mei	mory Hi	gh Rea	d/Write		1	
				1											
					10				Data M	1emory	Read			1	

Table 17 - Control Register (CR) Bits (continued)

	Read/Write <i>F</i> lue: 0000 <sub>H</sub>	ddres	s: 00	001 <sub>H</sub>											
15	14 13	1:	2	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	C	)	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS
Bit	Name	•							Desc	ription					
15 - 9	Unuse	d	Re	eserv	<b>ed.</b> In	norma	al functio	nal mo	de, the	se bits <b>N</b>	<b>IUST</b> b	e set t	o zero		
8	STIO_F EN	D_	W	hen t		is low	the pull the pull the pu				•				
7	BDH		Bi	i-dire	ctiona	l Con	trol for	Stream	s <b>16-3</b> 1	1					
							BDH	S	Tio16 -	31 Oper	ation				
					0 normal operation: STi16-31 are inputs STi016-31 are outputs										
				1 bi-directional operation: STi16-31 tied low internally STi016-31 are bi-directional											
6	BDL		Bi	i-dire	ctiona	l Con	trol for	Stream	s 0-15						
							BDL	S	Tio0 - 1	15 Opera	ation				
							0		STi0-1	l operatio 5 are inp 5 are out	uts				
							1	ST	0-15 tie	onal oper ed low int re bi-dire	ernally				
5	RBERI	ΞN	W	hen tl	Receive his bit MUST	is low	, all the E	BER red	eivers	are disa	abled. T	o enat	ole any	/ BER	receivers,
4	TBER	ΞN	W	hen t	his bi	t is lo	Enable ow, all the MUST be			mitters	are dis	abled.	To e	nable	any BER
3 - 1	BPD2	- 0	Th me Re the of	nese k emory egiste e bits	oits ref block r is se BPD2 Conne	fer to f k proget to hi ? - 0 ai	gramming igh and t re loaded	g featur he MBF d into bi	e is ac PS bit i ts 2 - 0	ctivated. n this re of the (	After i egister i Connec	the ME s set to tion M	BPE book book by the base but be builded by the builded builded by the builded by the builded builded by the builded builded by the builded bui	it in th , the c Low. I	enever the ne Control ontents of Bits 15 - 3 High are

Table 18 - Internal Mode Selection Register (IMS) Bits

External Reset Va			dress: 0	001 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIO_ PD_EN	BDH	BDL	RBER EN	TBER EN	BPD 2	BPD 1	BPD 0	MBPS

Bit	Name	Description
0	MBPS	Memory Block Programming Start:  A zero to one transition of this bit starts the memory block programming function. The MBPS and BPD2 - 0 bits in this register must be defined in the same write operation. Once the MBPE bit in the Control Register is set to high, the device requires two frames to complete the block programming. After the programming function has finished, the MBPS bit returns to low, indicating the operation is completed. When MBPS is high, MBPS or MBPE can be set to low to abort the programming operation. Whenever the microprocessor writes a one to the MBPS bit, the block programming function is started. As long as this bit is high, the user must maintain the same logical value to the other bits in this register to avoid any change in the device setting.

Table 18 - Internal Mode Selection Register (IMS) Bits (continued)

i vaia	e: 0000 <sub>H</sub>														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	_	0	0	0	۱ ۵	0	0	0	0	0	n	n	٥	SRST	SRST

Bit	Name	Description
15 - 2	Unused	Reserved In normal functional mode, these bits MUST be set to zero.
1	SRSTSW	Software Reset Bit for Switch When this bit is low, data switching blocks are in normal operation. When this bit is high, data switching blocks are in software reset state. Refer to Table 16, "Address Map for Registers (A13 = 0)" on page 51 for details regarding which registers are affected.
0	SRSTDPLL	Software Reset Bit for DPLL When this bit is low, the DPLL block is in normal operation. When this bit is high, the DPLL block is in software reset state. Refer to Table 16, "Address Map for Registers (A13 = 0)" on page 51 for details regarding which registers are affected.

Table 19 - Software Reset Register (SRR) Bits

External Reset Va			s: 0003 <sub>H</sub>											
15	14 1:	3 12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	0	0	0	0	FPOF2 EN	FPOF1 EN	FPOF0 EN	CKO5 EN	CKO4 EN	CKO FPO3 EN	CKO FPO2 EN	CKO FPO1 EN	CKO FPO0 EN
Bit	Na	ıme						Descr	iption					
15 - 9	Uni	used	Rese In no		ınction	al mode	, these b	its <b>MUS</b>	<b>T</b> be se	t to zero	).			
8	FPO	F2EN	Wher	this b	it is hi	Enable gh, outpu w, outpu	ut frame t frame p	pulse FF oulse FP	Po_OFF o_OFF	F2/FPo5 2/FPo5	is ena is in hiç	bled. gh impe	edance	state.
7	FPO	FPOF1EN  FPo_OFF1 Enable When this bit is high, output frame pulse FPo_OFF1 is enabled. When this bit is low, output frame pulse FPo_OFF1 is in high impedance state.												
6	FPO	F0EN	Wher	OFF0 this b	it is hi	l <b>e</b> gh, outp w, outpu	ut frame t frame p	pulse FF oulse FP	Po_OFF	-0 is ena 0 is in h	abled. igh imp	edance	e state.	
5	CKC	D5EN	Wher Wher	this b	oit is hi	gh, outp w, outpu in Maste	t clock C	Ko5 is ir	n high ir	npedan	ce state	e. PLLEN	set.	
4	CKC	D4EN	Wher Wher	this b	oit is hi	gh, outp w, outpu in Maste	t clock C	Ko4 is ir	n high ir	npedan	ce state	e. PLLEN	set.	
3		FPO3 EN	Wher	this b	oit is h	Enable ligh, outp w, CKo3	out clock and FP	CKo3 a	and out high im	put fram	ne puls ce state	e FPo3	3 are e	nabled.
2		FPO2 :N	Wher	this b	oit is h	E <b>nable</b> iigh, outr w, CKo2	out clock and FP	CKo2 a 2 are in	and out high im	put fram	ne puls ce state	e FPo2	2 are e	nabled.
1		FPO1 N	Wher	this b	oit is h	Enable iigh, outp w, CKo1	out clock and FP	CKo1 a	and out high in	put fram	ne puls ce state	e FPo <sup>-</sup>	1 are e	nabled.

Table 20 - Output Clock and Frame Pulse Control Register (OCFCR) Bits

When this bit is high, output clock CKo0 and output frame pulse FPo0 are enabled. When this bit is low, CKo0 and FPo0 are in high impedance state.

CKo<sub>0</sub> and FPo<sub>0</sub> Enable

0

CKOFPO0

ΕN

	al Read/ Value: 0	Write Add	dress:	0004 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO4 P	CKO4 SEL	CKO FPO3 SEL1	CK( FPC SEL	)3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit		Name							Descri	ption					
15		CKO4F	)	Output When the boundar frame boundar CKo4 is	his bit y. Whe oundary	is low, n this l	the o bit is hi	utput o	lock C outpu	t clock	CKo4	rising	edge a	ligns w	
14	When this bit is low, the output clock CKo4 is 2.048 MHz. When this bit is high, the output clock CKo4 is 1.544 MHz. CKo4 is available in Master mode or in Slave mode with SLV_DPLLEN set.  CKOFPO3  Output Clock (CKo3) Frequency and Output Frame Pulse (FPo3) Pulse Cycle														
13 - 1	SEL1 - 0 Selection														Cycle
						CKOI SEL	FPO3 1 - 0		FPo3		C	CKo3			
						0	0		244 ns	;	4.09	96 MHz			
						0	1		122 ns	3	8.19	92 MHz			
						1	0 1		61 ns 30 ns			84 MHz 68 MHz			
11		CKO3F	•	Output When the boundar frame bo	nis bit y. Whe	is low, n this	the o	utput c	lock C		_	_	_		
10		FPO3P	•	Output When th When th	is bit is	low, the	e outpu	t frame	pulse I	FPo3 h					
9	F	PO3PC	S	Output When th When th	is bit is	low, FF	o3 stra	addles f	rame b						).
8		CKO2F	)	Output When the boundar frame bo	nis bit y. Whe	is low, n this	the o	utput c	lock C						
7		FPO2P	)	Output When th When th	is bit is	low, the	e outpu	t frame	pulse I	FPo2 h					

Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits

ricoci va	lue: 0000 <sub>H</sub>	dress: 0												
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CKO4 CKO SEL FPO3 SEL1	CKO FPO3 SEL0	CKO3 P	FPO3 P	FPO3 POS	CKO2 P	FPO2 P	FPO2 POS	CKO1 P	FPO1 P	FPO1 POS	CKO0 P	FPO0 P	FPO0 POS
Bit	Name							Descri	ption					
6	FPO2PC	١	Output F When thi When thi	s bit is	low, FF	o2 stra	ddles f	rame b						).
5	CKO1P  Output Clock (CKo1) Polarity Selection  When this bit is low, the output clock CKo1 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo1 rising edge aligns with the frame boundary.  EPO1P  Output Frame Pulse (FPo1) Polarity Selection													
4	FPO1P  Output Frame Pulse (FPo1) Polarity Selection  When this bit is low, the output frame pulse FPo1 has the negative frame pulse format.  When this bit is high, the output frame pulse FPo1 has the positive frame pulse format.													
3	FPO1PC	V	<b>Dutput F</b> When thi When thi	s bit is	low, FF	o1 stra	ddles f	rame b						).
2	CKO0F	\ k	Output ( When the coundary rame bo	is bit /. Whe	is low, n this l	the or	utput c	lock C						
1	FPO0F	١	<b>Dutput F</b> When thi When thi	s bit is	low, the	output	frame	pulse F	Po0 ha					
0	FPO0PC		Output F						oundar	v (as d	efined	by ST-E	RUS)	

Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits (continued)

		ad/Writ e: 0000 <sub>l</sub>		ess: 00	)05 <sub>H</sub> - 00	07 <sub>H</sub>									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	FP19 EN	FOF[n] OFF7	FOF[n] OFF6	FOF[n] OFF5	FOF[n] OFF4	FOF[n] OFF3	FOF[n] OFF2	FOF[n] OFF1	FOF[n] OFF0	FOF[n] C1	FOF[n] C0

Bit	Name			Descripti	on									
15 - 11	Unused	Reserved.	n normal fur	nctional mode, these b	its MUST be set to	o zero.								
10	FP19EN	This bit is a When this to 19.44 MHz w	reserved boit is high, for without change in the contract of t	e Output Enable. (For bit for FPo_OFF0 and FPo_OFF2 is negative and offset.  o_OFF2 is output frame	FPo_OFF1, and representation of the second s	MUST be tput corre								
9 - 2	FOF[n]OFF7 - 0	The binary v	Po_OFF[n] Channel Offset e binary value of these bits refers to the channel offset from original frame bound- p. Permitted channel offset values depend on bits 1-0 of this register.											
1 - 0	FOF[n]C1 - 0	FPo_OFF[n	] Control bi	its										
		FOF[n]C 1-0	Data Rate (Mbps)	FPo_OFF[n] Pulse Cycle Width	FOF[n]OFF7 - 0 Permitted Channel Offset	Polarity Control	Position Control							
		00	2.048	one 4.096 MHz clock	0 - 31	FPO0P	FPO0POS							
		01	4.096	one 8.192 MHz clock	0 - 63	FPO1P	FPO1POS							
		10	8.192	one 16.384 MHz clock	0 - 127	FPO2P	FPO2POS							
		11	16.384	one 16.384 MHz clock	0 - 255	FPO2P	FPO2POS							

Note: [n] denotes output offset frame pulse from 0 to 2.

Table 22 - FPo\_OFF[n] Register (FPo\_OFF[n]) Bits




Table 23 - Internal Flag Register (IFR) Bits - Read Only

15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BE F1		BER F13	BER F12	BER F11	BER F10	BER F9	BER F8	BER F7	BER F6	BER F5	BER F4	BER F3	BER F2	BER F1	BER F0
Rit Name Description															
Bit Name Description															
Bit Name Description  15 - 0  BERF[n] BER Error Flag[n]:  If BERF[n] is high, it indicates that BER Receiver Error Register [n] (BRER[n]) is not zero.  If BERF[n] is low, it indicates that BER Receiver Error Register [n] (BRER[n]) is zero.															

Table 24 - BER Error Flag Register 0 (BERFR0) Bits - Read Only

	External Read/Write Address: 00012 <sub>H</sub>																
		Read/Writ lue: 0000		ess: 0001	12 <sub>H</sub>												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER         BER																
Name   Description																	
	•	Han								JC3C11	Ption						
15 -	15 - 0  BERF[n]  BER Error Flag[n]:  If BERF[n] is high, it indicates that BER Receiver Error Register [n] (BRER[n]) is not zero.  If BERF[n] is low, it indicates that BER Receiver Error Register [n] (BRER[n]) is zero.																
Note:	[n] de	notes inp	ut strea	am from	16 - 31												

Table 25 - BER Error Flag Register 1 (BERFR1) Bits - Read Only

		Read Add		0013 <sub>H</sub>													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER L15		BER L13	BER L12	BER L11	BER L10	BER L9	BER L8	BER L7	BER L6	BER L5	BER L4	BER L3	BER L2	BER L1	BER L0	
Bi	Bit Name Description																
15 -	Bit Name Description  15 - 0 BERL[n] BER Receiver Lock[n]  If BERL[n] is high, it indicates that BER Receiver of STi[n] is locked.  If BERL[n] is low, it indicates that BER Receiver of STi[n] is not locked.																
Note:																	

Table 26 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only

		Read Addue: 0000		)014 <sub>H</sub>													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	BER         BER																
Bit Name Description																	
15 -	Bit Name Description  15 - 0 BERL[n] BER Receiver Lock[n]:  If BERL[n] is high, it indicates that BER Receiver of STi[n] is locked.  If BERL[n] is low, it indicates that BER Receiver of STi[n] is not locked.																
Note:	[n] den	otes inp	ut strea	am from	16 - 31	-											

Table 27 - BER Receiver Lock Register 1 (BERLR1) Bits - Read Only

	nal Read t Value:	d/Write Ad 0000 <sub>H</sub>	dress: 00	)40 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	ST4_ LIM	0	0	0	RFRE	DPLL _IRM
Bit		Name							Descr	ription					
15-6	6	Unused		<b>served</b> normal		nal mo	de, the	se bits	MUST	be set t	o zero.				
5	ST4_LIM  Stratum 4E Limits Select Bit  When this bit is high, the Stratum 4E limits are used for reference monitoring (i.e. +/-64.713 ppm and +/-82.487 ppm over 10 seconds). When this bit is low, more relaxed Relaxed Stratum 4E limits are used for reference monitoring (i.e. +/-240 ppm and +/-250 ppm over 10 seconds). This is used in applications where a low quality clock (+/-100 ppm) is used as a reference.														
4-2	!	Unused		served normal		nal mo	de, the	se bits	MUST	be set t	o zero.				
1		RFRE	Wh app	en this propriat	e refer	low, t ence fr	he refe	erence cy dete	freque ctor. W	ency val /hen this gister (R	bit is				
0		DPLL_ IRM	Wh the	en this DPLL		ow, the	DPLL the po	ower sa	aving r	the ope					•
				essible	in the	power	saving	mode.		DDLL OF		is ale i	iot ies	et and	•

Table 28 - DPLL Control Register (DPLLCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
						1									
Bit	N	ame						D	escrip	tion					
5-12	Ur	nused		erved ormal fu	nction	al mode	e, these	bits <b>M</b>	<b>UST</b> b	e set to	zero.				
11 - 9	R3	F2 - 0	Whe		FRE	bit of th	<b>Bits</b> ne DPLL hen the							d to se	lect tl
						R3F2	R3F1	R3	F0	REF 3	Input F	requenc	у		
						0	0	(	)		8 kHz	<u>'</u>			
						0	0	1	1		1.544 N	lHz			
						0	1	(	)		2.048 N	lHz			
						0	1	1	ı		4.096 N	lHz			
						1	0	(	)		8.192 N	lHz			
						1	0	1	1		6.384 N	ЛHz			
						1	1	(	)		19.44 N	lHz			
						1	1	1	I		Reserv	ed			
8 - 6	R2	F2 - 0	bits a		d to s	elect th	Bits: Wi e REF2	input	freque	ncy. WI	nen the	RFRE	bit is		
						R2F2	R2F1	R2	FO	REF 2	Input F	requend	У		
						0	0	(	)		8 kHz	<u>-</u>			
						0	0	1	1		1.544 N				
						0	1	(	)		2.048 N	lHz			
						0	1	1	1		4.096 N				
						1	0	(	)		8.192 N				
						1	0	1		-	6.384 N	ЛHz			
					L										
						1	1	(	) I		19.44 M Reserv				

Table 29 - Reference Frequency Register (RFR) Bits

External Reset Va	Read/W alue: 00	rite Addre 00 <sub>H</sub>	ess: 004	⊦1 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3F2	R3F1	R3F0	R2F2	R2F1	R2F0	R1F2	R1F1	R1F0	R0F2	R0F1	R0F0
D::	T														
Bit	N	ame						ט	escrip	tion					
5 - 3	R1	F2 - 0	Whe		RFRE	bit of tl	Bits ne DPLI hen the							d to se	lect the
	R1F2 R1F1 R1F0 REF 1 Input Frequency														
	0 0 0 8 kHz														
		0 0 1 1.544 MHz 0 1 0 2.048 MHz													
						0	1		)						
						0	1		l						
						1	0		)		8.192 N				
						1	0	-			16.384 N				
						1	1		)		19.44 N				
						1	1				Reserv	ed			
2 - 0	R0	F2 - 0	Whe		RFRE freque	bit of tl	Bits ne DPLI hen the R0F1	RFRE		ow, the		are ign	ored.	d to se	lect the
						0	0	(	)		8 kH	Z			
						0	0	1 -	1		1.544 N	1Hz			
						0	1	(	)		2.048 N	1Hz			
						0	1	-	I		4.096 N	1Hz			
						1	0	(	)		8.192 N	1Hz			
						1	0	-	ı	1	16.384 N	ИHz			
						1	1	(	)		19.44 N	1Hz			

Table 29 - Reference Frequency Register (RFR) Bits (continued)

	l Read/W /alue: 16l		ess: 004	2 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CFN 15	CFN 14	CFN 13	CFN 12	CFN 11	CFN 10	CFN 9	CFN 8	CFN 7	CFN 6	CFN 5	CFN 4	CFN 3	CFN 2	CFN 1	CFN 0

Bit	Name	Description
15 - 0	CFN15 - 0	Center Frequency Number (CFN) Lower 16 Bits: The total binary value of these bits and the CFRU register bits defines the output center frequency number according to the following formula:
		$fout = \frac{CFN}{2^{26}} \times fmclk$
		where, f <sub>OUT</sub> is desired output center frequency, while f <sub>MCLK</sub> is frequency of DPLL master clock. For given master clock frequency of 100 MHz, and desired output center frequency of 65.536 MHz, the CFN has the value of:
		CFN = $2^{26} \times \frac{65.536 \text{MHz}}{100 \text{MHz}} = 2^{26} \times 0.65536 = 43980465 = 29\text{F}16\text{B}1\text{H}$
		The register contents should be changed only if compensation for input oscillator (or crystal) frequency offset is required. e.g., if master clock frequency is off by +20 ppm (100.002 MHz -> 5 times multiplied c20i of 20.0004 MHz), the CFN should be programmed to be:
		$CFN = 2^{26} \times \frac{65.536MHz}{100.002MHz} = 2^{26} \times 0.65534689 = 43979585 = 29F1341H$
		The default value of this register <b>SHOULD NOT</b> be changed in any other circumstances.

Table 30 - Centre Frequency Register - Lower 16 Bits (CFRL)

External Read/Write Address: 0043<sub>H</sub> Reset Value: 029F<sub>H</sub> 13 11 10 9 8 3 2 0 15 14 12 6 5 4 1 CFN 25 CFN 24 CFN 23 CFN 20 CFN 19 CFN 17 CFN 0 0 0 CFN CFN CFN

Bit	Name	Description
15 - 10	Unused	Reserved. In normal functional mode, these bits MUST be set to zero.
9 - 0	CFN25 - 16	Center Frequency Number (CFN) Upper 10 Bits: The total binary value of these bits and the CFRL register bits represents the center frequency number (CFN) explained under CFRL register bits explanation.  The default value of this register should be changed only if compensation for input oscillator (or crystal) frequency offset is required, and SHOULD NOT be changed in any other circumstances.

Table 31 - Centre Frequency Register - Upper 10 Bits (CFRU)

External Read Only Address: 0045 <sub>H</sub>																	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	FOF 14	FOF 13	FOF 12														
Bit	Name Description																
15	Un	used	Rese	Reserved. In normal functional mode, this bit is zero.													
14 - 0	· · · · · · · · · · · · · · · · · · ·																
Note 1: Output frequency offset, relative to master clock, will be represented as the following: +10 ppm: CFN x 0.00001 = 440 = 01B8 <sub>H</sub> -10 ppm: CFN x (-0.00001) = -440 = 7E48 <sub>H</sub>																	

Table 32 - Frequency Offset Register (FOR) Bits - Read Only

External Reset Va			ess: 004	7 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDT 15	LDT 14	LDT 13	LDT 12	LDT 11	LDT 10	LDT 9	LDT 8	LDT 7	LDT 6	LDT 5	LDT 4	LDT 3	LDT 2	LDT 1	LDT 0
Bit	Bit Name Description														

Bit	Name	Description
15 - 0	LDT15 - 0	Lock Detect Threshold Bits  The binary value of these bits defines the upper limit of the absolute phase from the phase detector output for lock detection.  When the value of the absolute phase is less than or equal to LDT for duration of time defined by the LDIR register, the DPLL locks.  When the value of the absolute phase is greater than LDT for duration of time defined by the LDIR register divided by 256, the DPLL does not lock.

Note: LDT should be calculated as per the maximum expected amplitude of jitter on the active input reference using the following formula:

LDT = 
$$\frac{\text{MAX EXP JITTER (ns)}}{15.2 \text{ (ns)}} \times 2$$

Example: If maximum expected jitter amplitude on 2.048 MHz reference is 10UI (i.e.,  $10 \times 488.2 \text{ ns} = 4882 \text{ ns}$ ) (assuming the jitter frequency where DPLL attenuation is big), the LDT should be programmed to be (4882/15.2)  $\times 2 = 642 = 0282_{\text{H}}$ 

Table 33 - Lock Detector Threshold Register (LDTR) Bits

	External Read/Write Address: 0048 <sub>H</sub> Reset Value: 2C00 <sub>H</sub>														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LDI 15	LDI 14	LDI 13	LDI 12	LDI 11	LDI 10	LDI 9	LDI 8	LDI 7	LDI 6	LDI 5	LDI 4	LDI 3	LDI 2	LDI 1	LDI 0
Bit	Bit Name Description														
15 - 0	LD	LDI15 - 0  Lock Detector Interval Bits  The binary value of these bits defines the time interval that the output phase detector must be below the lock detect threshold to declare lock. Unsigned representation of the LDI bits is defined in 4 ms intervals.													

Table 34 - Lock Detector Interval Register (LDIR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	SRL 12	SRL 11	SRL 10	SRL 9	SRL 8	SRL 7	SRL 6	SRL 5	SRL 4	SRL 3	SRL 2	SRL 1	SRL 0
Bit	Naı	me		Description											
15 - 13	Unu	sed	Rese In no		nctiona	al mode	e, these	bits M	UST be	e set to	zero.				
12 - 0	SRL1	2 - 0	Slew Rate Limit Bits  The binary value of these bits defines the maximum rate of DPLL phase change (phase slope), where the phase represents difference between the input reference and output feedback clock. Defined in same units as CFN (unsigned).												

Table 35 - Slew Rate Limit Register (SRLR) Bits

External F Reset Va			ess: 004	B <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0		
	1																
Bit	N	ame							Descrip	tion							
15 - 8	Ur	nused	Reserved In normal functional mode, these bits MUST be set to zero.  MTIF Reset														
7	N	/ITR	Whe clock is his caus	MTIE Reset When this bit is low, the MTIE circuit applies a phase offset between the reference input clock and the DPLL output clock and the phase offset value is maintained. When this bit is high, MTIE circuit is in its reset state and the phase offset value is reset to zero, causing alignment of the DPLL output clocks to nearest edge of the selected input reference.													
6 - 5	PR	S1 - 0	Thes	erred Rese bits se if the PM	lect the	pref	erred re	eferenc						They a	re used		
					PRS	31	PRS0	)	Preferre	d Refer	ence Se	election					
					0		0			REI	=0						
					0		1			REI	=1						
					1		0			REI	-2						

# 4 - 2 PMS2 - 0

# **Preference Mode Selection Bits**

These bits select one of the preference modes:

1

PMS2	PMS1	PMS0	Preference Mode				
0	0	0	No Preference				
0	0	1	Preference as per the setting of the PRS1 - 0 bits				
0	1	0	Force REF0				
0	1	1	Force REF1				
1	0	0	Force REF2				
1	0	1	Force REF3				
	110 - 111		Reserved				

REF3

If in automatic mode with a preferred reference (PMS2-0 = 001 and FDM1-0 = 00), the automatic state machine will only switch between two references (as per Table 8). Please see Section12.1.3.2, "Automatic Reference Switching With Preferences" on page 41 for more details.

Table 36 - Reference Change Control Register (RCCR) Bits

External Reset Va			ess: 004	B <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	MTR	PRS 1	PRS 0	PMS 2	PMS 1	PMS 0	FDM 1	FDM 0		
			ı	Decembries													
Bit	N	ame		Description													
1 - 0	FDI	V11 - 0		e DPL se bits f				ne of th	ne valid	operat	ion mo	des.					
					F	DM1	FDM	10	DPLL	TIMING	Mode						
						0	0		-	Automat	ic						
			0 1 Normal														
						1	0			Holdove	er						
			1 1							Freeru	1						

Table 36 - Reference Change Control Register (RCCR) Bits (continued)

Externa	Read (	Only Add	ress: 004	4C <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0		
Bit	N	ame		Description													
15 - 9	Un	nused		Reserved In normal functional mode, these bits are zero.													
8	S	SLM	If the	device		nis bit t	o high,		•					•	d output SRLR).		
7	L	_ST	Lock Status Bit If the device sets this bit to high, while the LDTR and LDIR registers are programmed properly, the DPLL output clocks are locked to the selected input reference.  If this bit is low, the DPLL output clocks are not yet locked to the selected input reference.														

Table 37 - Reference Change Status Register (RCSR) Bits - Read Only

External	Read	Only Add	lress: 00	04C <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SLM	LST	RFR2	RFR1	RFR0	RES1	RES0	DPM1	DPM0
	1		1												
Bit	N	lame							Descrip	otion					
6 - 4	RF	R2 - 0	The	se bits	repres	ency Ir ent the this reg	frequ			ected r	eferenc	e indic	ated by	the re	ference
					RFR	2 RF	R1	RFR0	Freq	uency c Refe	of the Se erence	elected			
					0	(	0	0			kHz				
					0		0	1			4 MHz				
					0		1	0	2.048 MHz						
					1			0	4.096 MHz 8.192 MHz						
						0		1			2 MHz				
				1 0 1 16.384 MHz 1 1 0 19.44MHz											
							1	1			erved				
3 - 2	RE	ES1 - 0					being RI		d by the	e device	e in use		of the	four re	ference
						1		1		REF 3					
1 - 0	DP	PM1 - 0	DPLL Timing Mode Status Bits: These bits indicate the DPLL's timing mode status.												
			DPM1 DPM0 DPLL Timing Mode State												
			0 0 MTIE												
			0 1 Normal												
						1		0	Holdover						
						1		1		Freeru	n				

Table 37 - Reference Change Status Register (RCSR) Bits - Read Only (continued)

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 LCI RCI HOI 0	External Read Only Address: 0066 <sub>H</sub>															
0 0 0 0 0 0 0 0 0 0 0 LCI RCI HOI 0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	LCI	RCI	HOI	0

Bit	Name	Description
15 - 4	Unused	Reserved In normal functional mode, these bits is zero.
3	LCI	Lock Change Interrupt Bit If the device sets this bit to high, the device lock status has changed.
2	RCI	Reference Change Interrupt Bit If the device sets this bit to high, the selected reference has changed.
1	HOI	Holdover Interrupt Bit If the device sets this bit to high, the device has entered or recovered from the holdover/MTIE mode.
0	Unused	Reserved In normal functional mode, this bit is zero.

Note 1: If any of these bits are set, the interrupt output will become active unless the Interrupt Mask Register (IMR) has a high value for that particular bit.

Note 2: Any of these bits can be cleared by setting the appropriate bit in the Interrupt Clear Register.

Table 38 - Interrupt Register (IR) Bits - Read Only

External Read/Write Address: 0067<sub>H</sub> Reset Value: 000F<sub>H</sub> LIM RIM HIM 

Bit	Name	Description
15 - 4	Unused	Reserved In normal functional mode, these bits MUST be set to zero.
3	LIM	Lock Interrupt Mask Bit When this bit is high, it masks the lock status change interrupt.
2	RIM	Reference Change Interrupt Mask Bit When this bit is high, it masks the reference change interrupt.
1	HIM	Holdover Interrupt Mask Bit When this bit is high, it masks the holdover entry/exit interrupt.

Table 39 - Interrupt Mask Register (IMR) Bits

External Reset V		/Write Addr	ess: 006	67 <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	LIM	RIM	HIM	1
			1												
Bit		Name						D	escrip	tion					
0		Unused		erved ormal fu	unction	al mod	e, this	bit <b>MU</b> \$	ST be s	set to o	ne.				

Table 39 - Interrupt Mask Register (IMR) Bits (continued)

	lue: 00	00 <sub>H</sub>													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	ICB 3	ICB 2	ICB 1	1
	•														
Bit		Name							Descri	iption					
15 - 4	Į	Jnused		eserve norma	-	onal mo	ode, th	ese bits	s MUS	<b>T</b> be se	t to ze	ro.			
3 - 1	10	CB3 - 1	Wı Re	riting a egister	(IR). T	any bit he Inte	rrupt C	_	egister			•	_		Interrup
0	ι	Jnused		eserve											

Table 40 - Interrupt Clear Register (ICR) Bits

Extern	al Read	d Only Add	dress	: 0069 <sub>H</sub>												
15	14	13	12	2 1	1	0	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FMU	R3 FL	R: Fl				R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name								Descrip	otion					
15		R3FML	_	f the c	evice s	ets th	is bit	t to hig	h, the ii	<b>mit Fail</b> nput RE sis Limit	F3 fail			iod low	er limit	check.
14		R3FMU	J	If the	device	sets	this	bit to	high, t	<b>nit Fail</b> he inpu lysteres	t REF				od upp	er limit
13		R3FL		If the	device	sets	this	bit to	high, th	<b>imit Fa</b> ne inpu gle Per	t REF3				od low	er limit
12		R3FU		If the	device	sets	this	bit to	high, th	<b>imit Fa</b> le input gle Per	REF3				od upp	er limit
11		R2FML	-	If the	device	sets th	is bi	t to hig	h, the i	<b>nit Fail</b> nput RE sis Limit	F2 fail			riod low	er limit	check.
10		R2FML	J	If the	device	sets	this	bit to	high, t	nit Fail he inpu ysteres	t REF				od upp	er limit
9		R2FL		If the	device	sets	this	bit to	high, th	<b>imit Fa</b> ne inpu gle Per	t REF2				od low	er limit
8		R2FU		If the	device	sets	this	bit to	high, th	<b>imit Fa</b> ie input gle Per	REF2				od upp	er limit
7		R1FML	_	If the	device	sets th	is bi	t to hig	h, the i	<b>mit Fail</b> nput RE sis Limit	F1 fail			riod low	er limit	check.
6		R1FML	J	If the	device	sets	this	bit to	high, t	nit Fail he inpu ysteres	t REF				od upp	er limit
5		R1FL		If the	device	sets	this	bit to	high, th	<b>imit Fa</b> ne inpu gle Per	t REF1				od low	er limit
4		R1FU		If the	device	sets	this	bit to	high, th	<b>imit Fa</b> le input gle Per	REF1				od upp	er limit

Table 41 - Reference Failure Status Register (RSR) Bits - Read Only

Exterr	nal Re	ead Only Ad	dress	s: 00	69 <sub>H</sub>											
15	14	13	1	2	11	10	9	8	7	6	5	4	3	2	1	0
R3 FML	R3 FM			13 'U	R2 FML	R2 FMU	R2 FL	R2 FU	R1 FML	R1 FMU	R1 FL	R1 FU	R0 FML	R0 FMU	R0 FL	R0 FU
Bit		Name								Descri	otion					
3		R0FMI	_	If t	the dev	ice set	s this b	it to hig	wer Lir h, the in lysteres	nput RE	F0 fail			riod low	er limit	check.
2		R0FML	J	lf	the de	vice se	ets this	bit to	<b>per Lir</b> high, the eriod H	ne inpu	it REF				od upp	er limit
1		R0FL		lf	the de	vice se	ts this	bit to	ower L high, th for Sin	ne inpu	t REFO				od low	er limit
0		R0FU		lf	the de	vice se	ts this	bit to	<b>Ipper L</b> high, th for Sin	e input	REF0				od upp	er limit

Table 41 - Reference Failure Status Register (RSR) Bits - Read Only (continued)

		d/Write Ad 0000 <sub>H</sub>	dress	: 006A <sub>H</sub>											
15	14	13	12	! 11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU		R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit		Name							Descri	ption					
15		R3MMI	_	Reference When the REF3.		-					wer lim	it chec	k (or fo	rces p	ass) for
14		R3MMI	J	Reference When the REF3.		•	•	•			per lim	nit chec	k (or fo	rces p	ass) for
13		R3ML		Reference When the REF3.		• .						nit chec	ck (or fo	orces p	eass) for
12		R3MU		Reference When the REF3.								nit ched	ck (or fo	orces p	eass) for

Table 42 - Reference Mask Register (RMR) Bits

15     14     13     12     11     10     9     8     7     6     5     4     3     2     1     0       R3     R3     R3     R3     R2     R2     R2     R2     R1     R1     R1     R1     R0     R0     R0     R0       MML     MMU     ML     MU     MML     MMU     ML     MU     MML     MU     MML     MU		nal Read/ t Value: 0		dress: 00	06A <sub>H</sub>											
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	-	-									-	-		-

Bit	Name	Description
11	R2MML	Reference 2 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF2.
10	R2MMU	Reference 2 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF2.
9	R2ML	Reference 2 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF2.
8	R2MU	Reference 2 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF2.
7	R1MML	Reference 1 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF1.
6	R1MMU	Reference 1 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF1.
5	R1ML	Reference 1 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF1.
4	R1MU	Reference 1 Single-period Upper Limit Mask Bit When this bit is high, it masks the single-period upper limit check (or forces pass) for REF1.
3	R0MML	Reference 0 Multi-period Lower Limit Mask Bit When this bit is high, it masks the multi-period lower limit check (or forces pass) for REF0.
2	R0MMU	Reference 0 Multi-period Upper Limit Mask Bit When this bit is high, it masks the multi-period upper limit check (or forces pass) for REF0.
1	R0ML	Reference 0 Single-period Lower Limit Mask Bit When this bit is high, it masks the single-period lower limit check (or forces pass) for REF0.

Table 42 - Reference Mask Register (RMR) Bits (continued)

	nal Read t Value: (	d/Write Add 0000 <sub>H</sub>	ress: 00	06A <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 MML	R3 MMU	R3 ML	R3 MU	R2 MML	R2 MMU	R2 ML	R2 MU	R1 MML	R1 MMU	R1 ML	R1 MU	R0 MML	R0 MMU	R0 ML	R0 MU
Bit	;	Name							Descri	ption					
0		R0MU	W		<b>ce 0 Si</b> i is bit is							nit chec	k (or fo	rces pa	ass) for

Table 42 - Reference Mask Register (RMR) Bits (continued)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0F 0
Bit	N	ame						D	escrip	tion					
15 - 12	Un	used	Rese	erved.	In norm	al func	tional	mode, t	hese b	its are z	zero.				
11 - 9	1101	S2 - 0		e bits	3 Freque report de R3FS2		d frequ		1	EF3 Fre	quency	Measur	rement		
					0	0		0			8 kH			_	
					0	0		1			1.544 N	ИНz			
					0	1		0			2.048	ИНz			
					0	1		1			4.096 N	ИНz			
					1	0		0			8.192 N	ИHz			
					1	0		1			16.384	MHz			
					1	1		0			19.44 N	ИHz			

Table 43 - Reference Frequency Status Register (RFSR) Bits - Read only

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R3FS 2	R3FS 1	R3FS 0	R2FS 2	R2FS 1	R2FS 0	R1FS 2	R1FS 1	R1FS 0	R0FS 2	R0FS 1	R0FS 0
Bit	N	lame						D	escrip	tion	1				
8 - 6	R2I	-S2 - 0	Refe	erence	2 Frequ	Jency	Status	Bits:	hese b	oits repo	ort dete	ected fr	eauenc	v of RE	F2.
-		-		_	R2FS2	R2F		R2FS0	_	EF 2 Fre					
				_	0	0		0	1		8 kH		TOTHOTIC		
				_	0	0		1			1.544 N				
				-	0	1		0			2.048 M				
					0	1		1			4.096 N				
					1	0		0			8.192 N	ИНz			
					1	0		1			16.384	MHz			
					1	1		0			19.44 N	ИНz			
					1	1		1			Reser	ved			
5 - 3	R1I	S2 - 0	Refe	erence	1 Frequ	uency	Status	s Bits: 7	hese b	oits repo	ort dete	ected fr	equenc	y of RE	ΞF1.
					R1FS2	R1F	S1	R1FS0	R	EF1 Fre	equency	Measu	rement		
					0	0		0			8 kH	lz			
					0	0		1			1.544 N	ИНz			
					0	1		0			2.048	ИНz			
					0	1		1			4.096 N	ИHz			
					1	0		0			8.192 N				
					1	0		1			16.384				
					1	1		0			19.44 N				
					1	1		1			Reser	ved			
2 - 0	ROF	-S2 - 0	Refe	erence	0 Frequ	uency	Status	s Bits: ⅂	hese b	oits repo	ort dete	ected fr	equenc	y of RE	F0.
					R0FS2	R0F	S1	R0FS0	R	EF0 Fre	equency	Measu	rement		
					0	0		0			8 kH	lz			
					0	0		1			1.544 N	ИНz			
					0	1		0			2.048	ИНz			
					0	1		1			4.096 N				
					1	0		0			8.192 N				
					1	0		1			16.384				
					1	1		0			19.44 N				
				1	1	1		1	1		Reser	ved		1	

Table 43 - Reference Frequency Status Register (RFSR) Bits - Read only (continued)

		ad/Write Ad e: 0002 <sub>H</sub>	dress	: 006C <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	OJP2	OJP1	OJP0
<b>Bi</b> :	-	<b>Name</b> Unuse		Reserve In norm		ional m	node, th	ese bit	<b>Desc</b> ri		t to zer	0.			
2 -	0	OJP2 -	0	Output These to noise re- filtering, perform	oits are eceived while	used to throug zero r	o contro gh the neans	ol the [ output filter b	pins. T ypass.	he hig	her val	ue (ur	signed)	mean	s more

Table 44 - Output Jitter Control Register (OJCR) Bits

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] BD1	STIN[n] BD0	STIN[n] SMP1	STIN[n] SMP0	STIN[n] DR3	STIN[n] DR2	STIN[n] DR1	STIN[n] DR0
Bi	it		N	lame	)					D	escripti	on			
15 -	- 9		Uı	nuse	d		Reserved In normal		al mode	, these b	its MUS	<b>T</b> be set	to zero.		
8 -	6	C	STIN[	n]BD	)2 - C	-	Input Str The bina will be de	y value (	of these	bits refe					
5 -	4	S	TIN[r	n]SM	P1 -	0	Input Da	ta Samp	ling Poi	nt Selec	tion Bits	S			
							STIN[n]S	SMP1-0	(2.048	Mbps, 4.	npling Po .096 Mbp streams)		Mbps	(16.38	ing Point 34 Mbps eams)
							00	)		(	3/4 point			2/4	point
							01			-	1/4 point				
							10	)		2	2/4 point			4/4	point

Table 45 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	STIN[n] BD2	STIN[n] DR1	STIN[n] DR0						
Bi	t		N	lame	•					D	escripti	on			
3 -	0	S	TIN[	n]DF	3 - 0	ı	nput Da	ta Rate	Selection	n Bits:					
									STIN[n][	DR3-0		Data Rate			
									000	0	Stre	eam Unus	sed		
									000	1	2.	.048 Mbp	S		
									001	0	4.	.096 Mbp	s		
									001	1	8.	.192 Mbp	s		
									010	0	16	.384 Mbp	os		
									0101 -	1111	F	Reserved			

Table 45 - Stream Input Control Register 0 - 31 (SICR0 - 31) Blts (continued)

Rese															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
Bi	t		ı	Name						Desci	ription				
15 -	12		U	nused		<b>Reserve</b> n norma		nal mod	le, thes	e bits <b>M</b>	IUST be	e set to	zero.		
11 -	9	S	TIN[	n]Q3C2	1 a	Quadran These th as Ch24 1.096 Mb	ree bits to 31, C	are use ch48 to	d to cor 63, Ch9	ntrol ST 16 to 12	7 and C	h192 to	255 for	r the 2.0	
							STIN[n 2-0	-			Ope	ration			
							0x:	х			normal	operatio	n		
							10	0	LS	SB of eac	ch chann	el is rep	laced by	"0"	
							10	1	LS	SB of eac	ch chann	el is rep	laced by	"1"	
							110	0	MS	SB of ea	ch chanr	nel is rep	laced by	"0"	
							11	1	MS	SB of ea	ch chanr	nel is rep	laced by	′ "1"	
8 -	6	S	TIN[	n]Q2C2	a	Quadran These th as Ch16 1.096 Mb	ree bits to 23, 0	are use Ch32 to	d to cor 47, Ch	ntrol ST 64 to 95	and C	h128 to	191 for	the 2.0	
								N[n]Q2C 2-0			Ope	ration			
								0xx			normal	operatio	n		
								100	LS	SB of eac	ch chanr	nel is rep	laced by	"0"	
								101	LS	SB of eac	ch chanr	nel is rep	laced by	"1"	
								110	MS	SB of ea	ch chanr	nel is rep	laced by	v "0"	
					1			111	N 44	2D -4	ch chanr	1:	بمالم ممالم	. 66-4-11	

Table 46 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits

15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0 0	0 0	STIN[n] Q3C2	STIN[n] Q3C1	STIN[n] Q3C0	STIN[n] Q2C2	STIN[n] Q2C1	STIN[n] Q2C0	STIN[n] Q1C2	STIN[n] Q1C1	STIN[n] Q1C0	STIN[n] Q0C2	STIN[n] Q0C1	STIN[n] Q0C0
			1			5.25			4.5.				
Bit		Name						Desci	ription				
5 - 3	STIN	[n]Q1C2	T	Quadran hese thr is Ch8 to 1.096 Mb	ee bits	are use	ed to co 31, Ch	ntrol ST 32 to 63	and C	h64 to	127 for	the 2.0	
					ST	IN[n]Q10 2-0			Оре	eration			
						0xx			normal	operatio	n		
						100	L	SB of ea	ch chanr	nel is rep	laced by	/ "O"	
						101		SB of ea					
						110		ISB of ea		•			
						111	M	ISB of ea	ch chan	nel is rep	olaced b	y "1"	
2 - 0	STIN	[n]Q0C2	T	Quadran hese throis Ch0 is Ch0 Mb	ee bits	are use	d to co	ntrol ST 0 to 31	and C	ch0 to	63 for	the 2.0	
					STI	N[n]Q0C	2-0		Оре	eration			
						0xx			normal	operation	n		
						100	L	SB of ea	ach chan	nel is rep	olaced b	y "0"	
						101	L	SB of ea	ach chan	nel is rep	placed b	y "1"	
				110 MSB of each channel is								y "0"	

Table 46 - Stream Input Quadrant Frame Register 0 - 31 (SIQFR0 - 31) Bits (continued)

	/alue: (									_					
15	14	13	12	11 STOHZ	10 STOHZ	9 STOHZ	8 STO[n]	7 STO[n]	6 STO[n]	5 STO[n]	4 STO[n]	3 STO[n]	2 STO[n]	1 STO[n]	0 STO[n]
	Ů	Ů		[n]A2	[n]A1	[n]A0	FA1	FA0	AD2	AD1	AD0	DR3	DR2	DR1	DR0
Bit			Na	me						Descri	iption				
15 - 1	2		Unu	used		erved ormal fu	unction	al mode	e, these	bits M	UST be	set to	zero.		
11 - 9	)	ST	OHZ	[n]A2 - (	STO	HZ Ad	dition	al Adva	nceme	nt Bits					
				only for 0-15)	S	TOHZ[n	]A2-0		dditiona .048 Mb 8.1		6 Mbps				ancemer streams
						000				0 bit				0 bit	
						001				1/4 bit				2/4 bi	
						010				2/4 bit				4/4 bi	
						011 100				3/4 bit 4/4 bit				Reserv	ea
			STO[n]FA1 - 0			101-1	11			eserved					
8 - 7		S1	ΓΟ[n]	FA1 - 0	Out	put Str	eam[n	] Fracti	onal A	dvance	ment E	Bits			
					S	STO[n]FA	1-0		Adv .048 Mb 8.192 N		6 Mbps,			dvance 34 Mbps	ment streams
						00				0				0	
						01				1/4 bit				2/4	
						10				2/4 bit				Reserv	ed .
						11			;	3/4 bit					
6 - 4		ST	O[n]	AD2 - 0	The is to	binary	value d vanced	Bit Ad of these d relativ	bits ref	ers to th	ne num	ber of b			•
3 - 0		ST	O[n]	DR3 - 0	Out	put Dat	a Rate	Select	ion Bit	S					
							S	TIN[n]DI	₹3 - 0		Da	ata Rate	ļ		
							0000	)			ed: STio Z driven				
								0001			2.0	48 Mbp	S		
								0010	)		4.0	96 Mbp	S		
								0011			8.1	92 Mbp	S		
								0100	)		16.3	384 Mbp	os		
		l			1			0101 - 1	444		D.	eserved			


Table 47 - Stream Output Control Register 0 - 31 (SOCR0 - 31) Bits

Externa Reset V			ddres	s: 0300 <sub>H</sub>	<sub>I</sub> - 031F	Н									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0 0 0 ST[n]										
Bit		Name			Description										
15 - 8	ι	Jnused	k	Reser In nor		ınction	ıal mo	de, thes	se bits N	<b>//UST</b> b	e set to	zero.			
7 - 0		ST[n] RS7 -	0	The bi	normal functional mode, these bits MUST be set to zero.  tream[n] BER Receive Start Bits ne binary value of these bits refers to the input channel in which the BER data starts be compared.										

Table 48 - BER Receiver Start Register [n] (BRSR[n]) Bits

External R Reset Valu	ead/Write Ad ie: 0000 <sub>H</sub>	dress:	0320 <sub>H</sub> -	033F <sub>H</sub>										
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 0	0	0	0	0	ST[n] BL8	ST[n] BL7	ST[n] BL6	ST[n] BL5	ST[n] BL4	ST[n] BL3	ST[n] BL2	ST[n] BL1	ST[n] BL0
Bit	Name							De	scripti	on				
15 - 9	Unuse	d	Rese In no		ınctio	nal mod	le, thes	e bits <b>M</b>	I <b>UST</b> be	e set to	zero.			
8 - 0	ST[n] BL8 - (		The keeps to respect to the keeps to the kee	oinary eive the or the ectively	value ne BE data i v. The	R patte rates of	e bits re rn. The 2.048 N ım num	maximι Λbps, 4	ım num .096 Mk	ber of B	ER cha 92 Mbp	nnels is s and 1	32, 64 6.384 N	expected , 128 and //bps tt to zero,
Note: [n] d	ı enotes input	strea	m from	0 - 31.										

Table 49 - BER Receiver Length Register [n] (BRLR[n]) Bits



Note: [n] denotes input stream from 0 - 31.

in the IMS Register first.

Table 50 - BER Receiver Control Register [n] (BRCR[n]) Bits

	ial Read Value: (	I Address	s: 0360 <sub>H</sub>	- 037F <sub>H</sub>											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST[n] BC15	ST[n] BC14	ST[n] BC13	ST[n] BC12											ST[n] BC0	
Bit		Name Description													
15 - 0		ST[n] C15 - 0	) TI	tream[n] BER Count Bits (Read Only) the binary value of these bits refers to the bit error counts. When it reaches its maxi- um value of 0xFFFF, the value will be held and will not rollover.											
Nata - Ial	donata	s input s		*** O O	1										

Table 51 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only

#### 24.0 Memory

#### 24.1 Memory Address Mappings

When A13 is high, the data or connection memory can be accessed by the microprocessor port. Bit 1 - 0 in the Control Register determine the access to the data or connection memory (CM L or CM H).

MSB (Note 1)				am Add (St0 - 31								annel A (Ch0 -	ddres: 255)	S	
A13	A12	A11	A10	Α9	<b>A8</b>	Stream [n]	Α7	<b>A</b> 6	<b>A</b> 5	<b>A</b> 4	А3	<b>A</b> 2	<b>A</b> 1	A0	Channel [n]
1 1 1 1 1 1	0 0 0 0 0	0 0 0 0 0	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0	Stream 0 Stream 1 Stream 2 Stream 3 Stream 4 Stream 5 Stream 6	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 1	0 0 1 1	0 0 1 1	0 0 1 1	0 1 0 1	Ch 0 Ch 1 . Ch 30 Ch 31 (Note 2) Ch 32
1 1	0 0	0 1	1 0	1 0	1 0	Stream 7 Stream 8	0 0 0	0 0 0	1 1 1	1 1	0	1 1	1 1	1 0 1	Ch 33 . Ch 62 . Ch 63 (Note 3)
1 1	0 0	1 1	1 1	1 1	0 1	Stream 14 Stream 15	0 0								Ch126 Ch 127 (Note 4)
1 1	1 1	1 1	1 1	1 1	0 1	Stream 30 Stream 31	1 1	1 1	1 1	1 1	1 1	1 1	1 1	0 1	Ch 254 Ch 255 (Note 5)

Note 1: A13 must be high for access to data and connection memory positions. A13 must be low to access internal registers.

Table 52 - Address Map for Memory Locations (A13 = 1)

Note 2: Channels 0 to 31 are used when serial stream is at 2.048 Mbps.

Note 3: Channels 0 to 63 are used when serial stream is at 4.096 Mbps.

Note 4: Channels 0 to 127 are used when serial stream is at 8.192 Mbps.

Note 5: Channels 0 to 255 are used when serial stream is at 16.384 Mbps.

#### 24.2 Connection Memory Low (CM\_L) Bit Assignment

When the CMM bit (bit 0) in the connection memory low is zero, the per-channel transmission is set to the normal channel-switching. The connection memory low bit assignment for the channel transmission mode is shown in Table 53 on page 87.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UA EN	V/C	SSA 4	SSA 3	SSA 2	SSA 1	SSA 0	SCA 7	SCA 6	SCA 5	SCA 4	SCA 3	SCA 2	SCA 1	SCA 0	CMM =0
Bit	N	ame		Description  Conversion between μ-law and A-law Enable											
15	U	AEN	Wh tion Wh	nen thi n mem nen thi	s bit is ory hi s bit is	s low, i gh will s high,	norma be igr	l switc nored. n with	h with μ-law/	out μ-l	aw/A-			ion. Co	onnec- tion
14	,	V/C	Wh sta Wh var	Variable/Constant Delay Control When this bit is low, the output data for this channel will be taken from constant delay memory. When this bit is set to high, the output data for this channel will be taken from variable delay memory. Note that VAREN must be set in Control Register irst.											
13 - 9	SS	A4 - 0		urce S e bina			ress nese 5	bits r	eprese	ents th	e inpu	t strea	am nui	mber.	
8 - 1	SC	A7 - 0	Source Channel Address The binary value of these 8 bits represents the input channel number.												
0	CM	1M = 0	Connection Memory Mode = 0  If this is low, the connection memory is in the normal switching mode. Bit 13 - 1 are the source stream number and channel number.											Bit 13 -	
Note: For	prope	er μ-lav	v/A-law	conve	rsion, t	he CM_	H bits	should	be set	before	Bit 15 (	UAEN	bit) is s	et to hi	gh.

Table 53 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 0

When CMM is one, the device is programmed to perform one of the special per-channel transmission modes. Bits PCC0 and PCC1 from connection memory are used to select the per-channel tristate, message or BER test mode as shown in Table 54 on page 88.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UA EN	0	0	0	0	MSG 7	MSG 6	MSG 5	MSG 4	MSG 3	MSG 2	MSG 1	MSG 0	PCC 1	PCC 0	CMM =1
Bit		Nam	e						De	scripti	ion				
15		UAE	N	Wh tion Wh	en this n mem nen this	s bit is ory hig s bit is	low, m h will l high, r	essage be igno nessag	e mode red. ge mod	e has n le has	·	v/A-lav 4-law c	v conve	ersion.	nly) Connec- nd con-
14 - 11	Į	Jnus	ed		<b>serve</b> normal	-	onal m	ode, th	iese bi	ts MUS	ST be s	set to z	ero.		
10 - 3	N	ISG7	- 0	8-b	ssage it data R test	for the	mess	age m	ode. N	ot use	d in the	e per-c	hannel	tristat	e and
2 - 1	Р	CC1	- 0		r-Char ese tw				rrespo	nding (	entry's	value (	on the	STio s	tream.
							PC C1	PC C0	C	hannel	Output	Mode			
							0	0	F	Per Cha	annel Tr	istate			
							0	1		Mess	age Mo	de			
							1	0		BER	Test Mo	ode			
							1	1		Re	eserved				
0		MM		If the whole mo	nis is h ich is p de.	igh, th er-cha	e conn Innel tr	istate,	memo per-ch	annel r		ge mod	le or pe	er-char	nnel BER
Note: For	prop	er μ-	law/A-	law c	onversi	on, the	CM_H b	oits shou	ıld be se	et befor	e Bit 15	(UAEN	bit) is s	et to hig	ıh.

Table 54 - Connection Memory Low (CM\_L) Bit Assignment when CMM = 1

#### 24.3 Connection Memory High (CM\_H) Bit Assignment

Connection memory high provides the detailed information required for  $\mu$ -law and A-law conversion. ICL and OCL bits describe the Input Coding Law and the Output Coding Law, respectively. They are used to select the expected PCM coding laws for the connection, on the TDM inputs, and on the TDM outputs. The  $\overline{V}/D$  bit is used to select the class of coding law. If the  $\overline{V}/D$  bit is cleared (to select a voice connection), the ICL and OCL bits select between A-law and  $\mu$ -law specifications related to G.711 voice coding. If the  $\overline{V}/D$  bit is set (to select a data connection), the ICL and OCL bits select between various bit inverting protocols. These coding laws are illustrated in the following table. If the ICL is different than the OCL, all data bytes passing through the switch on that particular connection are translated between the indicated laws. If the ICL and the OCL are the same, no coding law translation is performed. The ICL, the OCL bits and  $\overline{V}/D$  bit only have an effect on PCM code translations for constant delay connections, variable delay connections and per-channel message mode.




Table 55 - Connection Memory High (CM H) Bit Assignment

#### 25.0 Applications

This section contains application-specific details for clock and crystal operation and power supply decoupling.

#### 25.1 OSCi Master Clock Requirement

The device requires a 20 MHz master clock source at the OSCi pin when operating in Master mode or in Divided Slave with OSC mode. The clock source may be either an external clock oscillator connected to the OSCi pin, or an external crystal connected between the OSCi and OSCo pins. If an external clock source is present, OSC\_EN must be tied high.

Note that using a crystal is only suitable for wider tolerance applications (i.e.  $\pm 100$  ppm). For stratum 4E applications a clock oscillator with a tolerance of  $\pm 32$  ppm should be used. See Application Note ZLAN-68 for a list of Oscillators and Crystals that can be used with Zarlink PLL's and Digital Switches with embedded PLL's.

#### 25.1.1 External Crystal Oscillator

When an external crystal oscillator is used, a complete oscillator circuit made up of a crystal, resistor and capacitors is shown in Figure 23 on page 90. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 23 - Crystal Oscillator Circuit

The accuracy of a crystal oscillator circuit depends on the crystal tolerance as well as the load capacitance tolerance. Typically, for a 20 MHz crystal specified with a 32 pF load capacitance, each 1 pF change in load capacitance contributes approximately 9 ppm to the frequency deviation. Consequently, capacitor tolerances and stray capacitances have a major effect on the accuracy of the oscillator frequency. The trimmer capacitor shown in Figure 23 on page 90 may be used to compensate for capacitive effects.

The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. The crystal accuracy only affects the output clock accuracy in the freerun or the holdover mode. The crystal specification is as follows:

Frequency	20 MHz
Tolerance	As required
Oscillation Mode	Fundamental
Resonance Mode	Parallel

Load Capacitance	20 pF - 32 pF
Maximum Series Resistance	35 Ω
Approximate Drive Level	1 mW

#### 25.1.2 External Clock Oscillator

When an external clock oscillator is used, numerous parameters must be considered. They include absolute frequency, frequency change over temperature, output rise and fall times, output levels and duty cycle.

The output clock should be connected directly (not AC coupled) to the OSCi input of the device, and the OSCo output should be left open as shown in Figure 24 on page 91. XC is a buffered version of the 20 MHz input clock connected to the internal circuitry.




Figure 24 - Clock Oscillator Circuit

For applications requiring ±32 ppm clock accuracy, the following requirements should be met:

Frequency	20.000 MHz
Tolerance	±32 ppm
Rise and Fall Time	10 ns
Duty Cycle	40% to 60%

#### 26.0 DC Parameters

#### **Absolute Maximum Ratings\***

	Parameter	Symbol	Min.	Max.	Units
1	I/O Supply Voltage	$V_{DD\_IO}$	-0.5	5.0	V
2	Core Supply Voltage	V <sub>DD_CORE</sub>	-0.5	2.5	V
3	Input Voltage	V <sub>I_3V</sub>	-0.5	V <sub>DD</sub> + 0.5	V
4	Input Voltage (5 V-tolerant inputs)	V <sub>I_5V</sub>	-0.5	7.0	V
5	Continuous Current at Digital Outputs	Io		15	mA
6	Package Power Dissipation	P <sub>D</sub>		1.5	W
7	Storage Temperature	T <sub>S</sub>	- 55	+125	°C

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# $\textbf{Recommended Operating Conditions -} \ \ \text{Voltages are with respect to ground ($V_{SS}$) unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units
1	Operating Temperature	T <sub>OP</sub>	-40	25	+85	°C
2	Positive Supply	$V_{DD\_IO}$	3.0	3.3	3.6	V
3	Positive Supply	V <sub>DD_CORE</sub>	1.71	1.8	1.89	V
4	Input Voltage	V <sub>I</sub>	0	3.3	$V_{DD\_IO}$	V
5	Input Voltage on 5 V-Tolerant Inputs	V <sub>I_5V</sub>	0	5.0	5.5	V

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

# $\textbf{DC Electrical Characteristics}^{\dagger} \textbf{ - Voltages are with respect to ground (V}_{\text{SS}}) \text{ unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Supply Current - V <sub>DD_CORE</sub>	I <sub>DD_CORE</sub>			175	mA	
2	Supply Current - V <sub>DD_IO</sub>	I <sub>DD_IO</sub>			75	mA	$C_L = 30 pF$
3	Input High Voltage	V <sub>IH</sub>	2.0			V	
4	Input Low Voltage	$V_{IL}$			0.8	V	
5	Input Leakage (input pins) Input Leakage (bi-directional pins)	I <sub>IL</sub> I <sub>BL</sub>			5 5	μ <b>Α</b> μ <b>Α</b>	0≤ <v<sub>IN≤V<sub>DD_IO</sub> See Note 1</v<sub>
6	Weak Pullup Current	I <sub>PU</sub>		-33		μΑ	Input at 0V
7	Weak Pulldown Current	I <sub>PD</sub>		33		μΑ	Input at V <sub>DD_IO</sub>
8	Input Pin Capacitance	C <sub>I</sub>		3		pF	
9	Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = 8 mA
10	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
11	Output High Impedance Leakage	I <sub>OZ</sub>			5	μΑ	0 < V < V <sub>DD</sub>
12	Output Pin Capacitance	Co		5	10	pF	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>\*</sup> Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage  $(V_{IN})$ .

## 27.0 AC Parameters

# AC Electrical Characteristics<sup>†</sup> - Timing Parameter Measurement Voltage Levels

	Characteristics	Sym.	Level	Units	Conditions
1	CMOS Threshold	$V_{CT}$	0.5 V <sub>DD_IO</sub>	V	
2	Rise/Fall Threshold Voltage High	$V_{HM}$	0.7 V <sub>DD_IO</sub>	V	
3	Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3 V <sub>DD_IO</sub>	V	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 25 - Timing Parameter Measurement Voltage Levels

## AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	DS de-asserted time	t <sub>DSD</sub>	15			ns	
3	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
4	R/W setup to DS falling	t <sub>RWS</sub>	10			ns	
5	Address setup to DS falling	t <sub>AS</sub>	5			ns	
6	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
7	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
8	Address hold after DS rising	t <sub>AH</sub>	0			ns	
9	Data setup to DTA Low	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
10	Data hold after DS rising	t <sub>DH</sub>	7			ns	$C_L = 50 \text{ pF, } R_L = 1 \text{ K}$ (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			75 185	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
13	DTA drive high to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.

Note 2: A delay of 500 µs to 2 ms (see Section 17.2 on page 47) must be applied before the first microprocessor access is performed after the RESET pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 26 - Motorola Non-Multiplexed Bus Timing - Read Access

## AC Electrical Characteristics<sup>†</sup> - Motorola Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	DS de-asserted time	t <sub>DSD</sub>	15			ns	
3	CS setup to DS falling	t <sub>CSS</sub>	0			ns	
4	R/W setup to DS falling	t <sub>RWS</sub>	10			ns	
5	Address setup to DS falling	t <sub>AS</sub>	5			ns	
6	Data setup to DS falling	t <sub>DS</sub>	0			ns	C <sub>L</sub> = 50 pF
7	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
8	R/W hold after DS rising	t <sub>RWH</sub>	0			ns	
9	Address hold after DS rising	t <sub>AH</sub>	0			ns	
10	Data hold from DS rising	t <sub>DH</sub>	5			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
11	Acknowledgement delay time. From DS low to DTA low: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
12	Acknowledgement hold time. From DS high to DTA high	t <sub>AKH</sub>	4		12	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
13	DTA drive high to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.

Note 2: A delay of 500 µs to 2 ms (see Section 17.2 on page 47) must be applied before the first microprocessor access is performed after the RESET pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 27 - Motorola Non-Multiplexed Bus Timing - Write Access

#### AC Electrical Characteristics<sup>†</sup> - Intel Non-Multiplexed Bus Mode - Read Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	RD setup to CS falling	t <sub>RS</sub>	10			ns	
3	WR setup to CS falling	t <sub>WS</sub>	10			ns	
4	Address setup to CS falling	t <sub>AS</sub>	5			ns	
5	RD hold after CS rising	t <sub>RH</sub>	0			ns	
6	WR hold after CS rising	t <sub>WH</sub>	0			ns	
7	Address hold after CS rising	t <sub>AH</sub>	0			ns	
8	Data setup to RDY high	t <sub>DS</sub>	8			ns	C <sub>L</sub> = 50 pF
9	Data hold after CS rising	t <sub>DH</sub>	7			ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 K (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			75 185	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t <sub>AKH</sub>	4		12	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
12	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.

Note 2: A delay of 500  $\mu$ s to 2 ms (see Section 17.2 on page 47) must be applied before the first microprocessor access is performed after the RESET pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 28 - Intel Non-Multiplexed Bus Timing - Read Access

#### AC Electrical Characteristics<sup>†</sup> - Intel Non-Multiplexed Bus Mode - Write Access

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>2</sup>
1	CS de-asserted time	t <sub>CSD</sub>	15			ns	
2	WR setup to CS falling	t <sub>WS</sub>	10			ns	
3	RD setup to CS falling	t <sub>RS</sub>	10			ns	
4	Address setup to CS falling	t <sub>AS</sub>	5			ns	
5	Data setup to CS falling	t <sub>DS</sub>	0			ns	C <sub>L</sub> = 50 pF
6	WR hold after CS rising	t <sub>WH</sub>	0			ns	
7	RD hold after CS rising	t <sub>RH</sub>	0			ns	
8	Address hold after CS rising	t <sub>AH</sub>	10			ns	
9	Data hold after CS rising	t <sub>DH</sub>	5			ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
10	Acknowledgement delay time. From CS low to RDY high: Registers Memory	t <sub>AKD</sub>			55 150	ns ns	C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 pF
11	Acknowledgement hold time. From CS high to RDY low	t <sub>AKH</sub>	4		12	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ K}$ (Note 1)
12	RDY drive low to HiZ	t <sub>AKZ</sub>			8	ns	

Note 1: High impedance is measured by pulling to the appropriate rail with R<sub>L</sub>, with timing corrected to cancel time taken to discharge C<sub>L</sub>.

Note 2: A delay of 500  $\mu$ s to 2 ms (Section 17.2 on page 47) must be applied before the first microprocessor access is performed after the  $\overline{\text{RESET}}$  pin is set high.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 29 - Intel Non-Multiplexed Bus Timing - Write Access

# AC Electrical Characteristics<sup>†</sup> - JTAG Test Port Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	TCK Clock Period	t <sub>TCKP</sub>	100			ns	
2	TCK Clock Pulse Width High	t <sub>TCKH</sub>	20			ns	
3	TCK Clock Pulse Width Low	t <sub>TCKL</sub>	20			ns	
4	TMS Set-up Time	t <sub>TMSS</sub>	10			ns	
5	TMS Hold Time	t <sub>TMSH</sub>	10			ns	
6	TDi Input Set-up Time	t <sub>TDIS</sub>	20			ns	
7	TDi Input Hold Time	t <sub>TDIH</sub>	60			ns	
8	TDo Output Delay	t <sub>TDOD</sub>			30	ns	$C_{L} = 30 \text{ pF}$
9	TRST pulse width	t <sub>TRSTW</sub>	200			ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 30 - JTAG Test Port Timing Diagram

## AC Electrical Characteristics<sup>†</sup> - OSCi 20 MHz Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes <sup>‡</sup>				
1	Input frequency accuracy		-32		32	ppm	Stratum 4E				
			-100		100	ppm	Relaxed Stratum 4E				
2	Duty cycle		40		60	%	1				
3	Input rise or fall time	$t_{IR,}t_{IF}$			3	ns	14				

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 118.

## AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 00 (16.384 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	40	61	115	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	20			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	20			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	55	61	67	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	27		34	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	27		34	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>rCKi</sub> , t <sub>fCKi</sub>			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 01 (8.192 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	122	220	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	45			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	45			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	110	122	135	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	55		69	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	55		69	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>rCKi</sub> , t <sub>fCKi</sub>			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - FPi and CKi Timing when CKIN1-0 bits = 10 (4.096 MHz)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPi Input Frame Pulse Width	t <sub>FPIW</sub>	90	244	420	ns	
2	FPi Input Frame Pulse Setup Time	t <sub>FPIS</sub>	110			ns	
3	FPi Input Frame Pulse Hold Time	t <sub>FPIH</sub>	110			ns	
4	CKi Input Clock Period	t <sub>CKIP</sub>	220	244	270	ns	
5	CKi Input Clock High Time	t <sub>CKIH</sub>	110		135	ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	110		135	ns	
7	CKi Input Clock Rise/Fall Time	t <sub>rCKi</sub> , t <sub>fCKi</sub>			3	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>	0		20	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 31 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)




Figure 32 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)

## AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Input Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STi Setup Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIS2</sub> t <sub>SIS4</sub> t <sub>SIS8</sub> t <sub>SIS16</sub>	5 5 5 5			ns ns ns ns	
2	STi Hold Time						
	2.048 Mbps 4.096 Mbps 8.192 Mbps 16.384 Mbps	t <sub>SIH2</sub> t <sub>SIH4</sub> t <sub>SIH8</sub> t <sub>SIH16</sub>	8 8 8 8			ns ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 33 - ST-BUS Input Timing Diagram when Operated at 2, 4, 8 Mbps




Figure 34 - ST-BUS Input Timing Diagram when Operated at 16 Mbps




Figure 35 - GCI-Bus Input Timing Diagram when Operated at 2, 4, 8 Mbps




Figure 36 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps

## AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Output Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	STio Delay - Active to Active						C <sub>L</sub> = 30 pF
	@2.048 Mbps @4.096 Mbps @8.192 Mbps @16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	1 1 1 1		8 8 8	ns ns ns ns	Master Mode
	@2.048 Mbps @4.096 Mbps @8.192 Mbps @16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	0 0 0 0		6 6 6	ns ns ns ns	Multiplied Slave Mode
	@2.048 Mbps @4.096 Mbps @8.192 Mbps @16.384 Mbps	t <sub>SOD2</sub> t <sub>SOD4</sub> t <sub>SOD8</sub> t <sub>SOD16</sub>	-6 -6 -6		0 0 0	ns ns ns ns	Divided Slave Mode

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 37 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps




Figure 38 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps

## AC Electrical Characteristics<sup>†</sup> - ST-BUS/GCI-Bus Output Tristate Timing

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Test Conditions <sup>*</sup>
1	STio Delay - Active to High-Z	t <sub>DZ</sub>	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
2	STio Delay - High-Z to Active	t <sub>ZD</sub>	-2		8	ns	Master Mode
			-3		7	ns	Multiplied Slave Mode
			-8		0	ns	Divided Slave Mode
3	Output Drive Enable (ODE) Delay	t <sub>ZD_ODE</sub>					Master or
	- High-Z to Active	_			77	ns	Multiplied Slave Mode
	CK; @ 4.006MHz				260	20	Divided Slave Mode
	CKi @ 4.096MHz					ns	Divided Slave Mode
	CKi @ 8.192MHz				138	ns	
	CKi @ 16.384MHz				77	ns	
4	Output Drive Enable (ODE) Delay	$t_{DZ\_ODE}$					Master or
	- Active to High-Z				77	ns	Multiplied Slave Mode
	CKi @ 4.096MHz				260	ns	Divided Slave Mode
	CKi @ 8.192MHz				138	ns	
	CKi @ 16.384MHz				77	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>\*</sup> Test condition is  $R_L = 1$  k,  $C_L = 30$  pF; high impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel the time taken to discharge  $C_L$ .




Figure 39 - Serial Output and External Control




Figure 40 - Output Drive Enable (ODE)

# AC Electrical Characteristics<sup>†</sup> - Slave Mode Input/Output Frame Boundary Alignment

	Characteristic	Sym.	Min.	Тур.	Max.	Units	Notes
1	Input and Output Frame Offset in Divided Slave Mode	t <sub>FBOS</sub>	5		13	ns	
2	Input and Output Frame Offset in Multiplied Slave Mode	<sup>t</sup> FBOS	2		10	ns	Input reference jitter is equal to zero.

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.




Figure 41 - Input and Output Frame Boundary Offset




Figure 42 - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t <sub>FPW0</sub>	239	244	249	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t <sub>FODF0</sub>	117		127	ns	$C_L = 30 pF$
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t <sub>FODR0</sub>	117		127	ns	
4	CKo0 Output Clock Period	t <sub>CKP0</sub>	239	244	249	ns	
5	CKo0 Output High Time	t <sub>CKH0</sub>	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t <sub>CKL0</sub>	117		127	ns	
7	CKo0 Output Rise/Fall Time	t <sub>rCK0</sub> , t <sub>fCK0</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

# AC Electrical Characteristics<sup>†</sup> - FPo0 and CKo0 or FPo3 and CKo3 (4.096 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo0 Output Pulse Width	t <sub>FPW0</sub>	218	244	270	ns	
2	FPo0 Output Delay from the FPo0 falling edge to the output frame boundary	t <sub>FODF0</sub>	117		127	ns	$C_L = 30 pF$
3	FPo0 Output Delay from the output frame boundary to the FPo0 rising edge	t <sub>FODR0</sub>	97		146	ns	
4	CKo0 Output Clock Period	t <sub>CKP0</sub>	218	244	270	ns	
5	CKo0 Output High Time	t <sub>CKH0</sub>	117		127	ns	$C_L = 30 pF$
6	CKo0 Output Low Time	t <sub>CKL0</sub>	97		146	ns	
7	CKo0 Output Rise/Fall Time	t <sub>rCK0</sub> , t <sub>fCK0</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 43 - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t <sub>FPW1</sub>	117	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t <sub>FODF1</sub>	56		66	ns	$C_L = 30 pF$
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t <sub>FODR1</sub>	56		66	ns	
4	CKo1 Output Clock Period	t <sub>CKP1</sub>	117	122	127	ns	
5	CKo1 Output High Time	t <sub>CKH1</sub>	56		66	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t <sub>CKL1</sub>	56		66	ns	
7	CKo1 Output Rise/Fall Time	t <sub>rCK1</sub> , t <sub>fCK1</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

# AC Electrical Characteristics<sup>†</sup> - FPo1 and CKo1 or FPo3 and CKo3 (8.192 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo1 Output Pulse Width	t <sub>FPW1</sub>	106	122	127	ns	
2	FPo1 Output Delay from the FPo1 falling edge to the output frame boundary	t <sub>FODF1</sub>	56		66	ns	$C_L = 30 pF$
3	FPo1 Output Delay from the output frame boundary to the FPo1 rising edge	t <sub>FODR1</sub>	46		66	ns	
4	CKo1 Output Clock Period	t <sub>CKP1</sub>	106	122	148	ns	
5	CKo1 Output High Time	t <sub>CKH1</sub>	46		87	ns	$C_L = 30 pF$
6	CKo1 Output Low Time	t <sub>CKL1</sub>	46		66	ns	
7	CKo1 Output Rise/Fall Time	t <sub>rCK1</sub> , t <sub>fCK1</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 44 - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t <sub>FPW2</sub>	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t <sub>FODF2</sub>	25		36	ns	$C_L = 30 pF$
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t <sub>FODR2</sub>	25		36	ns	
4	CKo2 Output Clock Period	t <sub>CKP2</sub>	56	61	66	ns	
5	CKo2 Output High Time	t <sub>CKH2</sub>	25		36	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t <sub>CKL2</sub>	25		36	ns	
7	CKo2 Output Rise/Fall Time	t <sub>rCK2</sub> , t <sub>fCK2</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

# AC Electrical Characteristics<sup>†</sup> - FPo2 and CKo2 or FPo3 and CKo3 (16.384 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo2 Output Pulse Width	t <sub>FPW2</sub>	56	61	66	ns	
2	FPo2 Output Delay from the FPo2 falling edge to the output frame boundary	t <sub>FODF2</sub>	25		36	ns	$C_L = 30 pF$
3	FPo2 Output Delay from the output frame boundary to the FPo2 rising edge	t <sub>FODR2</sub>	25		36	ns	
4	CKo2 Output Clock Period	t <sub>CKP2</sub>	47	61	76	ns	
5	CKo2 Output High Time	t <sub>CKH2</sub>	17		43	ns	$C_L = 30 pF$
6	CKo2 Output Low Time	t <sub>CKL2</sub>	17		43	ns	
7	CKo2 Output Rise/Fall Time	t <sub>rCK2</sub> , t <sub>fCK2</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 45 - FPo3 and CKo3 (32.768 MHz) Timing Diagram

# AC Electrical Characteristics<sup>†</sup> - FPo3 and CKo3 (32.768 MHz) Timing (Master Mode, Divided Slave Mode, or Multiplied Slave Mode with less than 10 ns of Cycle to Cycle Variation on CKi)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t <sub>FPW3</sub>	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t <sub>FODF3</sub>	10		18	ns	$C_L = 30 pF$
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t <sub>FODR3</sub>	12		21	ns	
4	CKo3 Output Clock Period	t <sub>CKP3</sub>	27	30.5	34	ns	
5	CKo3 Output High Time	t <sub>CKH3</sub>	12		19	ns	$C_L = 30 pF$
6	CKo3 Output Low Time	t <sub>CKL3</sub>	12		19	ns	
7	CKo3 Output Rise/Fall Time	t <sub>rCK3</sub> , t <sub>fCK3</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

# AC Electrical Characteristics<sup>†</sup> - FPo3 and CKo3 (32.768 MHz) Timing (Multiplied Slave Mode with more than 10 ns of Cycle to Cycle Variation on CKi

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo3 Output Pulse Width	t <sub>FPW3</sub>	27	30.5	34	ns	
2	FPo3 Output Delay from the FPo3 falling edge to the output frame boundary	t <sub>FODF3</sub>	12		19	ns	$C_L = 30 pF$
3	FPo3 Output Delay from the output frame boundary to the FPo3 rising edge	t <sub>FODR3</sub>	12		19	ns	
4	CKo3 Output Clock Period	t <sub>CKP3</sub>	17	30.5	44	ns	
5	CKo3 Output High Time	t <sub>CKH3</sub>	5		29	ns	$C_L = 30 pF$
6	CKo3 Output Low Time	t <sub>CKL3</sub>	12		18	ns	
7	CKo3 Output Rise/Fall Time	t <sub>rCK3</sub> , t <sub>fCK3</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.




Figure 46 - FPo4 and CKo4 Timing Diagram (1.544/2.048 MHz)

#### AC Electrical Characteristics<sup>†</sup> - CKo4 (1.544 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	CKo4 Output Clock Period	t <sub>CKP4</sub>	645	648	650	ns	
2	CKo4 Output High Time	t <sub>CKH4</sub>	320	324	327	ns	$C_L = 30 pF$
3	CKo4 Output Low Time	t <sub>CKL4</sub>	320	324	327	ns	
4	CKo4 Output Rise/Fall Time	t <sub>rCK4</sub> , t <sub>fCK4</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

## AC Electrical Characteristics<sup>†</sup> - CKo4 (2.048 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	CKo4 Output Clock Period	t <sub>CKP4</sub>	485	488	492	ns	
2	CKo4 Output High Time	t <sub>CKH4</sub>	241	244	247	ns	$C_L = 30 pF$
3	CKo4 Output Low Time	t <sub>CKL4</sub>	241	244	247	ns	
4	CKo4 Output Rise/Fall Time	t <sub>rCK4</sub> , t <sub>fCK4</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

ZL50022 Data Sheet




Figure 47 - CKo5 Timing Diagram (19.44 MHz)

## AC Electrical Characteristics<sup>†</sup> - CKo5 (19.44 MHz) Timing (Only when DPLL is active)

	Characteristic	Sym.	Min.	Typ.‡	Max.	Units	Notes
1	FPo5 Output Pulse Width	t <sub>FPW5</sub>	49	51	55	ns	
2	FPo5 Output Delay from the FPo5 falling edge to the output frame boundary	t <sub>FODF5</sub>	22	25	28	ns	$C_L = 30 pF$
3	FPo5 Output Delay from the output frame boundary to the FPo5 rising edge	t <sub>FODR5</sub>	21	25	32	ns	
4	CKo5 Output Clock Period	t <sub>CKP5</sub>	50	51	53	ns	
5	CKo5 Output High Time	t <sub>CKH5</sub>	23	25	27	ns	
6	CKo5 Output Low Time	t <sub>CKL5</sub>	24	25	28	ns	
7	CKo5 Output Rise/Fall Time	t <sub>rCK5</sub> , t <sub>fCK5</sub>			5	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

## AC Electrical Characteristics<sup>†</sup> - REF0-3 Reference Input to CKo Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	Minimum Input Pulse Width High or Low	t <sub>RPMIN</sub>	16		ns	1,2,3,14
2	Input Rise or Fall Time	t <sub>IR</sub> , (or t <sub>IF</sub> )		5	ns	
3	REF input to CKo0 output delay (no input jitter) REF at 8 kHz, 2.048, 4.096, 8.192, 16.384 MHz REF at 1.544 MHz REF at 19.44 MHz	t <sub>RD</sub>	-7 6 -10	0 15 -2	ns ns ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 118.




Figure 48 - REF0 - 3 Reference Input/Output Timing

## AC Electrical Characteristics<sup>†</sup> - Master Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,14
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-4	0	ns	
4	CKo0 to CKo4 (1.544 MHz/2.048 MHz) delay CKo4 at 1.544 MHz CKo4 at 2.048 MHz	t <sub>C4D</sub>	-12 -2	-7 3	ns ns	
5	CKo0 to CKo5 (19.44 MHz) delay	t <sub>C5D</sub>	6	12	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

#### AC Electrical Characteristics<sup>†</sup> - Divided Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,14
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-2	2	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

## AC Electrical Characteristics<sup>†</sup> - Multiplied Slave Mode Output Timing

	Characteristic	Sym.	Min.	Max.	Units	Notes‡
1	CKo0 to CKo1 (8.192 MHz) delay	t <sub>C1D</sub>	-1	2	ns	1-5,14
2	CKo0 to CKo2 (16.384 MHz) delay	t <sub>C2D</sub>	-1	3	ns	
3	CKo0 to CKo3 (32.768 MHz/16.384 MHz/8.192 MHz/4.096 MHz) delay	t <sub>C3D</sub>	-1	3	ns	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 118.

<sup>‡</sup> See "Performance Characteristics Notes" on page 118.

<sup>‡</sup> See "Performance Characteristics Notes" on page 118.

ZL50022 Data Sheet




Figure 49 - Output Timing (ST-BUS Format)

#### **DPLL Performance Characteristics† - Accuracy & Switching**

	Characteristics	Min	Max	Units	Conditions/ Notes‡
1	Freerun Accuracy	-0.003	0	ppm	1,5,7
2	Initial Holdover Frequency Stability	-0.03	0.03	ppm	1,4,8
3	Pull-in/Hold-in Range (Stratum 4E)	-260	260	ppm	1,3,7,9
4	Reference Far Hysteresis Limit (Stratum 4E)	-82.5	82.5	ppm	1,3,7,9,12
5	Reference Near Hysteresis Limit (Stratum 4E)	-64.5	64.5	ppm	
6	Reference Far Hysteresis Limit (Relaxed Stratum 4E)	-248	248	ppm	1,3,7,9,13
7	Reference Near Hysteresis Limit (Relaxed Stratum 4E)	-242	242	ppm	
8	Output phase continuity for reference switch <sup>1</sup>		31	ns	11
9	Normal output phase alignment speed (phase slope)		56	μs/s	10
10	Normal phase lock time <sup>2</sup>		75	S	1,3,7,9,10

<sup>1.</sup> Reference switching to normal, holdover, or freerun mode

## DPLL Performance Characteristics† - Output Jitter Generation (Unfiltered except for CKo5)

	Characteristics	Typ. <sup>‡</sup>	Units	Conditions/Notes*
1	Jitter at CKo0 and CKo3 (4.096 MHz)	810	ps-pp	1-6,14
2	Jitter at CKo1 and CKo3 (8.192 MHz)	800	ps-pp	
3	Jitter at CKo2 and CKo3 (16.384 MHz)	710	ps-pp	
4	Jitter at CKo3 (4.096, 8.192, 16.384, or 32.768 MHz)	670	ps-pp	
5	Jitter at CKo4 (1.544 MHz or 2.048 MHz) 1.544 MHz 2.048 MHz	1060 630	ps-pp ps-pp	
6	Jitter at CKo5 (19.44 MHz) unfiltered jitter 500 Hz - 1.3 MHz jitter 65 kHz - 1.3 MHz jitter 12 kHz - 1.3 MHz jitter	770 540 460 510	ps-pp ps-pp ps-pp ps-pp	

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>2. -32</sup> to +32 ppm locking

<sup>†</sup> Characteristics are over recommended operating conditions unless otherwise stated.

<sup>‡</sup> See "Performance Characteristics Notes" on page 118.

<sup>‡</sup> Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

<sup>\*</sup> See "Performance Characteristics Notes" on page 118


ZL50022 Data Sheet

#### **Performance Characteristics Notes**

- † Characteristics are over recommended operating conditions unless otherwise stated.
- $\ddagger$  Typical figures are at 25°C,  $V_{DD\_CORE}$  at 1.8 V and  $V_{DD\_IO}$  at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
- 1. Jitter on master clock input (XIN) is 100 ps pp or less.
- 2. Jitter on reference input (REF0-3) is 2 ns pp or less.
- 3. Normal Mode selected.
- 4. Holdover Mode selected.
- 5. Freerun Mode selected.
- 6. Jitter is measured without an output filter.
- 7. Accuracy of master clock input (XIN) is 0 ppm.
- 8. Accuracy of master clock input (XIN) is 100 ppm.
- 9. Capture range is +/-260 ppm; inaccuracy of XIN shifts this range.
- 10. Phase alignment speed (phase slope) is programmed to 7 ns/125 $\mu$ s.
- 11. Any input reference switch or state switch (i.e. REF0 to REF3, Normal to Holdover, etc.).
- 12. Multi-period near limits and far limits are programmed to +/-64.713ppm & +/-82.487ppm respectively. (ST4\_LIM = 1)
- 13. Multi-period near limits and far limits are programmed to +/-240ppm & +/-250ppm respectively. (ST4\_LIM = 0)
- 14. 30 pF load on output pin.


#### TOP VIEW

#### BOTTOM VIEW



	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_
		-	-	-	-	-	0	-	1 -	-	-	-	-	-	-	-	A B
							Ō	-									С
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	E
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	F
					-		0	-				-					G
Е —					_		0		-	-		_					<u>H</u>
							0										J
1		-	-		•	•	0	-		-		-	-	-	-		K
							0										М
							0		ı								N
		-	-	-	-	-	ŏ	-	1 .	-	-	-	-	-	-	-	P
							0										R
							Ó										Т
													÷	÷			J I
									l			€.	-	-	-		
							-	[	)								
	'																

DIMENSION	MIN	MAX					
Α	1.42	1.80					
Α1	0.30	0.50					
Α2	0.85	REF					
	16.80	17.20					
D1	14.80	15.20					
E	16.80	17.20					
E1	14.80	15.20					
Q	0.40	0.60					
е	1.	00					
N	256						
Conform	s to JEDEC	MS-034					



#### NOTES: -


- Controlling dimensions are in MM.
   Seating plane is defined by the spherical crown of the solder balls.
- 3. Not to scale.
- 4. N is the number of solder balls
- 5. Substrate thickness is 0.36 MM.

© Zarlink Semiconductor 2003 All rights reserved.							
ISSUE 1							
ACN	214440						
DATE	26June03						
APPRD.							



	Package Code (
Previous package codes	Package Outline for 256ball BGA 17x17x1.61mm
	GPD00842

Packago Codo



	Control D	imensions		Altern. Di	mensions				
Symbol	in milli	metres		in inches					
	MIN	MAX		MIN	MAX				
Α	-	1.60		_	0.063				
A1	0.05	0.15		0.002	0.006				
A2	1.35	1.45		0.053	0.057				
D	30.00	BSC		1.181	BSC				
D1	28.00	BSC		1.102	BSC				
Ε	30.00	BSC		1.181 BSC					
E1	28.00	BSC		1.102 BSC					
L	0.45 0.75			0.018	0.029				
е	0.40	BSC		0.016 BSC					
Ь	٥.13	0.23		0.005	0.009				
С	0.09	0.20		0.003	0.008				
	Pin features								
N	256								
ND	64								
NE		64							
NOTE		SQL	JARE						

Conforms to JEDEC MS-026 BJC Iss. D

#### Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both, located within a zone of dimension  $E1/4 \times D1/4$  from the index corner
- 2. All dimensioning and tolerancing conform to ANSI Y14.5—1982.
- 3. Dimensions D1 and E1 do not include mold protrusion allowable mold protrusion is 0.254 mm on D1 and E1 dimensions.
- 4. "N" is the total number of terminals
- 5. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package
- 6. Dimension b does not include Dambar protrusion.
- 7. Controlling Dimensions are in Millimeter
- 8. At is defined as the distance from the seating plane to the lowest point of the package body

© Zarlink S	Semiconductor 2	003 All rights re	served.				Package Code
ISSUE	1	2	3	4		Previous package codes	Package Outline for 256 lead
ACN	214172	214382			ZARLINK SEMICONDUCTOR		LQFP (28 x 28 x 1.4mm) 2.0mm Footprint
DATE	27Mar03	12June03					2.611111 1 66 (p) 1111
APPRD.							GPD00837



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sub>2</sub>C components conveys a license under the Philips I<sub>2</sub>C Patent rights to use these components in an I<sub>2</sub>C System, provided that the system conforms to the I<sub>2</sub>C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE