General Description

Features

The MAX1319/MAX1323/MAX1327 are single-channel, 14-bit, 526ksps analog-to-digital converters (ADCs) with ±2 LSB INL and ±1 LSB DNL with no missing codes. The MAX1323 has a \pm 5V input range with \pm 16.5V fault-tolerant inputs. The MAX1327 has a \pm 10V input range with ±16.5V fault-tolerant inputs and the MAX1319 has a 0 to +5V input range with ±6.0V fault-tolerant inputs. Other features include a 10MHz track/hold (T/H) input bandwidth, internal clock, internal (+2.5V) or external (+2.0V to +3.0V) reference, and shutdown mode.

A 16.6MHz, 14-bit, parallel interface provides the conversion results and accepts digital configuration inputs.

These devices operate from a +4.75V to +5.25V analog supply and a separate +2.7V to +5.25V digital supply, and consume less than 35mA total supply current. For multichannel applications, refer to the MAX1316– MAX1318/MAX1320–MAX1322/MAX1324–MAX1326 data sheet.

These devices come in a 48-pin TQFP package and operate over the extended -40°C to +85°C temperature range.

- ♦ **14-Bit ADCs 526ksps ±2 LSB INL, ±1 LSB DNL, No Missing Codes 90dBc SFDR, -86dBc THD, 76.5dB SINAD, 77dB SNR at 100kHz Input**
- ♦ **Fast 1.6µs Conversion Time**
- ♦ **Flexible Input Ranges 0 to +5V (MAX1319) ±5V (MAX1323) ±10V (MAX1327)**
- ♦ **No Calibration Needed**
- ♦ **14-Bit High-Speed Parallel Interface**
- ♦ **Internal or External Clock**
- ♦ **+2.5V Internal Reference or +2.0V to +3.0V External Reference**
- ♦ **+5V Analog Supply, +3V to +5V Digital Supply 32mA Analog Supply Current (typ) 550µA Digital Supply Current (typ) Shutdown and Power-Saving Modes**
- ♦ **48-Pin TQFP Package (7mm x 7mm Footprint)**

Applications Vibration and Waveform Analysis Data-Acquisition Systems Industrial Process Control and Automation

Ordering Information/ Selector Guide

Note: All devices operate over the -40°C to +85°C temperature range.

Typical Operating Circuits appear at end of data sheet.

AV_{DD} AGND AGND A_{IN}

TOP VIEW

झ।

47 46 45

न्न। ञ्ज। ञ। स। ਵ। జె౹ జి౹ 57

AFRICA CONVERSION
AFRICA CONVERSION
AFRICA CONVERSION

MAXM

__ Maxim Integrated Products 1

AGND ៜ.

ని! 치.

Pin Configuration

a
D ກ
ມີ

> D12 36 D11 35 D10 34 D9 33 D8 32 D7 31 D6 30 D5 29 D4 28 D3 27 D2 26 D1 25

MAX1319/MAX1323/MAX1327 *IZELXVM/EZELXVM/GIELXVM*

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = 0V, V_{REF} = V_{REFMS} = +2.5V (external reference), C_{REF} = C_{REFMS} = 0.1µF, C_{REF+} = C_{REF-} = 0.1µF, C_{REF+-to-REF-} = 2.2µF || 0.1µF, C_{COM} = 2.2µF || 0.1µF, C_{MSV} = 2.2µF || 0.1µF (MAX1319; unipolar device), MSV =
AGND (MAX1323/MAX1327; bipolar devices), f_{CLK} = 10MHz 50% duty, t_{ACQ} = 200ns, t_{QUIE} (external clock), SHDN = DGND, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

ELECTRICAL CHARACTERISTICS (continued)

(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = 0V, V_{REF} = V_{REFMS} = +2.5V (external reference), C_{REF} = C_{REFMS} = 0.1µF, C_{REF+} = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, C_{COM} = 2.2µF || 0.1µF, C_{MSV} = 2.2µF || 0.1µF (MAX1319; unipolar device), MSV =
AGND (MAX1323/MAX1327; bipolar devices), f_{CLK} = 10MHz 50% duty, t_{ACQ} = 200ns, t_{QUIET} = (external clock), SHDN = DGND, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

ELECTRICAL CHARACTERISTICS (continued)

(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = 0V, V_{REF} = V_{REFMS} = +2.5V (external reference), C_{REF} = C_{REFMS} = 0.1µF, C_{REF+} = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, C_{COM} = 2.2µF || 0.1µF, C_{MSV} = 2.2µF || 0.1µF (MAX1319; unipolar device), MSV =
AGND (MAX1323/MAX1327; bipolar devices), f_{CLK} = 10MHz 50% duty, t_{ACQ} = 200ns, t_{QUIET} = (external clock), SHDN = DGND, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

TIMING CHARACTERISTICS (Figures 3, 4, 5, and 6) (Tables 1, 2)

Note 1: For the MAX1319, V_{IN} = 0 to +5V. For the MAX1323, V_{IN} = -5V to +5V. For the MAX1327, V_{IN} = -10V to +10V.

Note 2: INL is defined as the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed.

Note 3: Offset nulled.

Note 4: CONVST must remain low for at least the acquisition period.

Note 5: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply voltage.

Note 6: Minimum clock frequency is limited only by the internal T/H droop rate. Limit the time between the falling edge of CONVST to the falling edge of EOLC to a maximum of 0.25ms.

Note 7: To avoid T/H droop degrading the sampled analog input signals, the first clock pulse should occur within 10µs of the rising edge of CONVST and have a minimum clock frequency of 100kHz.

Typical Operating Characteristics

(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = 0V, V_{REF} = V_{REFMS} = +2.5V (external reference), see the *Typical Operating Circuits*, $f_{\text{Cl K}} = 10$ MHz 50% duty, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, TA = +25°C.)

MAXM

Typical Operating Characteristics (continued)

 $(AV_{DD} = +5V, DV_{DD} = +3V, AGND = DGND = OV, V_{REF} = V_{REFMS} = +2.5V$ (external reference), see the Typical Operating Circuits, $f_{\text{CLK}} = 10$ MHz 50% duty, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, TA = +25°C.)

Pin Description

MAX1319/MAX1323/MAX1327 MAX1319/MAX1323/MAX1327

Pin Description (continued)

Figure 1. Functional Diagram

Detailed Description

The MAX1319/MAX1323/MAX1327 are 14-bit, 526ksps, 1.6µs conversion-time ADCs. These devices are available with 0 to $+5V$, $\pm 5V$, and $\pm 10V$ input ranges. The 0 to $+5V$ device features ±6V fault-tolerant inputs (see the Typical Operating Circuits). The \pm 5V and \pm 10V devices feature ±16.5V fault-tolerant inputs (see the Typical Operating Circuits). Internal or external reference, and clock capability offer great flexibility and ease of use. A 16.6MHz, 14-bit, parallel data bus outputs the conversion result. Figure 1 shows the functional diagram of these devices.

Analog Inputs

T/H

The time required for the T/H to acquire an input signal depends on the input source impedance. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between con versions. The acquisition time (tACQ) is the maximum time the device takes to acquire the signal. Use the following formula to calculate the acquisition time:

t_{ACQ} = 10 (Rs + R_{IN}) x 6pF

where R_{IN} = 2.2k Ω , Rs = the input signal's source impedance, and t_{ACQ} is never less than 180ns. A source impedance of less than 100 Ω does not significantly affect the ADC's performance.

MAX1319/MAX1323/MAX1327 *TSSTXAM/SSSTXAM/QTXTAM*

526ksps, Single-Channel, 14-Bit, Parallel-Interface ADCs

To improve the input signal bandwidth under AC conditions, drive the input with a wideband buffer (>50MHz) that can drive the ADC's input capacitance and settle quickly. For example, the MAX4265 can be used for +5V unipolar devices, or the MAX4350 can be used for ±5 V bipolar inputs.

The T/H aperture delay is typically 13ns. Figure 2 shows a simplified equivalent input circuit, illustrating the ADC's sampling architecture.

Input Bandwidth

The input tracking circuitry has a 10MHz small-signal bandwidth, making it possible to digitize high-spee d transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Input Range and Protection

These devices provide $\pm 10V$, $\pm 5V$ or 0 to $+5V$ analog input voltage ranges. Figure 2 shows the typical input circuit. Overvoltage protection circuitry at the analog input provides $\pm 16.5V$ fault protection for the bipolar input devices and ±6.0V fault protection for the unipolar input device. This fault protection circuit limits the current going into or out of the device to less than 50mA, providing an added layer of protection from momentary overvoltage or undervoltage conditions at the analog input.

Power-Saving Modes

Shutdown Mode

During shutdown, the analog and digital circuits in the device power down and the device draws less than 100µA from AV_{DD}, and less than 100µA from DV_{DD}. Select shutdown mode using the SHDN input. Set SHDN high to enter shutdown mode. After coming out of shutdown, allow the 1ms wake-up before making th e first conversion. When using an external clock, apply at least 20 clock cycles with CONVST high before makin g the first conversion. When using internal clock mode, wait at least 2µs before making the first conversion.

Clock Modes

These devices provide an internal clock of 10MHz (typ). Alternatively, an external clock can be used.

Internal Clock

Internal clock mode frees the microprocessor from the burden of running the ADC conversion clock. For internal clock operation, connect INTCLK/ $\overline{\text{EXTCLK}}$ to AV_{DD} and connect CLK to DGND.

External Clock

For external clock operation, connect INTCLK/EXTCLK to AGND and connect an external clock source to CLK. Note that INTCLK/EXTCLK is referenced to the analog power supply, AV_{DD}. The external clock frequency can be up to 15MHz, with a duty cycle between 30% and 70%. Clock frequencies of 100kHz and lower can be used, but the droop in the T/H circuits reduces linearity.

Selecting an Input Buffer

Most applications require an input buffer to achieve 14 bit accuracy. Although slew rate and bandwidth are important, the most critical specification is settling time. The sampling requires a relatively brief sampling interval of 150ns. At the beginning of the acquisition, the internal sampling capacitor array connects to the amplifier output, causing some output disturbance. Ensure the amplifier is capable of settling to at least 14 bit accuracy during this interval. Use a low-noise, lowdistortion, wideband amplifier (such as the MAX4330 or MAX4265), which settles quickly and is stable with the ADC's capacitive load (in parallel with any bypass capacitors on the analog inputs).

Applications Information

Digital Interface

The parallel digital interface outputs the 14-bit conversion result. The interface includes the following control signals: chip select (\overline{CS}) , read (\overline{RD}) , end of conversion (EOC), end of last conversion (EOLC), convert start (CONVST), shutdown (SHDN), all on (ALLON), internal clock select (INTCLK /EXTCLK), and external clock input (CLK). Figures 3 and 4, Table 1, and the Timing Characteristics table show the operation of the interface. The parallel interface goes high impedance when \overline{RD} = 1 or \overline{CS} = 1.

Starting a Conversion

To start a conversion using internal clock mode, pull CONVST low for at least the acquisition time (t_{ACQ}) . The T/H acquires the signal while CONVST is low, and conversion begins on the rising edge of CONVST. The endof-conversion signal (EOC) or the end-of-last-conversion signal (**EOLC**) pulses low when the conversion result is available (Figure 3).

Figure 3. Reading a Conversion—Internal Clock

Table 1. Reference Bypass Capacitors

NA = Not applicable (connect MSV directly to AGND).

To start a conversion using external clock mode, pull CONVST low for at least the acquisition time (t_{ACQ}) . The T/H acquires the signal while CONVST is low, and conversion begins on the rising edge of CONVST. Apply an external clock to the CLK pin. To avoid T/H droop degrading the sampled analog input signals, the first clock pulse should occur within 10µs from the risin g edge of CONVST, and have a minimum clock frequency of 100kHz. The conversion result is available for read on the rising edge of the 17th clock cycle (Figure 4).

In both internal and external clock modes, CONVST must be held high until the last conversion result is read. For best operation, the rising edge of CONVST must be a clean, high-speed, low-jitter digital signal.

It is necessary to have a period of inactivity on the digital bus during signal aquisition. t_{QUIF} is the period between the RD rising edge and the falling edge of CONVST shown in Figure 4. Allow a minimum of 50ns for tQUIET.

Reading a Conversion Result

Reading During a Conversion

Figures 3 and 4 show the interface signals for initiating a read operation during a conversion cycle. \overline{CS} can be low at all times; it can be low during the $\overline{\text{RD}}$ cycles, or it can be the same as RD.

After initiating a conversion by bringing CONVST high, wait for \overline{EOC} or \overline{EOC} to go low (about 1.6us in internal clock mode or 17 clock cycles in external clock mode) before reading the first conversion result. Read th e conversion result by bringing RD low and latching the data to the parallel digital-output bus. Bring RD high to release the digital bus.

Power-Up Reset

After applying power, allow the 1.0ms wake-up time to elapse before initiating the first conversion. If using an external clock, apply 20 clock pulses to CLK with CONVST high before initiating the first conversion. If using an internal clock, hold CONVST high for at least 2.0µs after the wake-up time is complete.

Reference

Internal Reference

The internal reference circuits provide for analog input voltages of 0 to +5V unipolar (MAX1319), ±5V bipola r (MAX1323) or \pm 10V bipolar (MAX1327). Install external capacitors for reference stability, as indicated in Table 1, and as shown in the Typical Operating Circuits.

Figure 4. Reading a Conversion—External Clock

Figure 5. Power-Supply Grounding and Bypassing

External Reference

Connect a +2.0V to +3.0V external reference at REFMS and/or REF. When connecting an external reference, the input impedance is typically $5kΩ$. The external reference must be able to drive 200µA of current and be less than 3 Ω output impedance. For more information about using external references see the Transfer Functions section.

Layout, Grounding, and Bypassing

For best performance use PC boards. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital lines parallel to one another (especially clock lines), or do not run digital lines underneath the ADC pack age. Figure 5 shows the recommended system ground connections. A single-point analog ground (star ground point) should be established at AGND, separate from the logic ground. All other analog grounds and DGND should be connected to this ground. No other digital system ground should be connected to this single-point analog ground. The ground return to the power suppl y for this ground should be low impedance and as shor t as possible for noise-free operation. High-frequenc y noise in the V_{DD} power supply may affect the highspeed comparator in the ADC. Bypass these supplies to the single-point analog ground with 0.1µF and 2.2µF bypass capacitors close to the device. If the +5V

power supply is very noisy, a ferrite bead can be connected as a lowpass filter, as shown in Figure 5.

Transfer Functions **Bipolar ±10V Device**

Table 2 and Figure 6 show the two's complement transfer function for the MAX1327 with a \pm 10V input range. The full-scale input range (FSR) is eight times the voltage at REF. The internal +2.500V reference gives a +20V FSR, while an external +2V to +3V reference allows an FSR of +16V to +24V, respectively. Calculate the LSB size using the following equation:

$$
1 \text{ LSB} = \frac{8 \times \text{V}_{\text{REFADC}}}{2^{14}}
$$

This equals 1.2207mV with a +2.5V internal reference.

The input range is centered about V_{MSV}. Normally, MSV = AGND, and the input is symmetrical at about zero. For a custom midscale voltage, drive MSV with an external voltage source. Noise present on MSV directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance. For maximum full-scale range, be careful not to violate the absolute maximum voltage ratings of the analog inputs when choosing MSV. 1 LSB = $\frac{8 \times \text{VREFADC}}{2^{14}}$

s 1.2207mV with a +2.5V internal re

ange is centered about V_{MSV}. Norn

ange is centered about V_{MSV}. Norn

and the input is symmetrical at about

midscale voltage, drive MSV with a

urce

Determine the input voltage as a function of VREF, VMSV, and the output code in decimal using the following equation:

$$
V_{\text{CH}} = \text{LSB} \times \text{CODE}_{10} + V_{\text{MSV}}
$$

Bipolar ±5V Device

Table 3 and Figure 7 show the two's complement transfer function for the MAX1323 with a ±5V input range. Th e FSR is four times the voltage at REF. The internal +2.500V reference gives a +10V FSR, while an external +2V t o +3V reference allows an FSR of +8V to +12V, respectively. Calculate the LSB size using the following equation:

$$
1 \text{ LSB} = \frac{4 \times \text{V}_{\text{REFADC}}}{2^{14}}
$$

This equals 0.6104mV when using the internal reference.

The input range is centered about V_{MSV}. Normally, MSV = AGND, and the input is symmetrical at about zero. For a custom midscale voltage, drive MSV with an external voltage source. Noise present on MSV directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to preven t MSV from degrading ADC performance. For maximum 1 LSB = $\frac{4 \times \text{VREFADC}}{2^{14}}$
This equals 0.6104mV when using the internal reference.
The input range is centered about V_{MSV}. Normally,
MSV = AGND, and the input is symmetrical at about
zero. For a custom midscale volta

Figure 6. ±10V Bipolar Transfer Function

Figure 7. ±5V Bipolar Transfer Function

maximum voltage ratings of the analog inputs when choosing MSV. Determine the input voltage as a function of VREF, VMSV, and the output code in decimal using the following equation:

$$
V_{CH_{-}} = LSB \times CODE_{10} + V_{MSV}
$$

Table 2. ±10V Bipolar Code Table

Table 3. ±5V Bipolar Code Table

Table 4. 0 to +5V Unipolar Code Table

Unipolar 0 to +5V Device

Table 4 and Figure 8 show the offset binary transfer function for the MAX1319 with a 0 to +5V input range. The FSR is two times the voltage at REF. The internal +2.500V reference gives a +5V FSR, while an external +2V to +3V reference allows an FSR of +4V to +6V, respectively. Calculate the LSB size using the following equation:

$$
1 \text{ LSB} = \frac{2 \times \text{V}_{\text{REFADC}}}{2^{14}}
$$

This equals 0.3052mV when using the internal reference.

The input range is centered about V_{MSV}, which is internally set to +2.500V. For a custom midscale voltage, drive REFMS with an external voltage source and MSV will follow REF_{MS}. Noise present on MSV or REF_{MS} directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance. For maximum full-scale range, be careful not to violate the absolute maximum voltage ratings of the analog inputs when choosing MSV. Determine the input voltage as a function of VREF, V_{MSV}, and the output code in decimal using the following equation:

Figure 8. 0 to +5V Unipolar Transfer Function

$$
V_{CH_{-}} = LSB \times CODE_{10} + (V_{MSV} - 2.500V)
$$

Definitions

Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. For these devices this straight line is a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. For these devices, the DNL of each digital output code is measured and the worst-case value is reported in th e Electrical Characteristics table. A DNL error specification of less than ± 1 LSB guarantees no missing codes and a monotonic transfer function.

Unipolar Offset Error

For the unipolar MAX1319, the ideal midscale transition from 0x1FFF to 0x2000 occurs at MSV (see Figure 8). The unipolar offset error is the amount of deviatio n between the measured midscale transition point and the ideal midscale transition point.

Bipolar Offset Error

For the bipolar MAX1323/MAX1327, the ideal zero-point transition from 0x3FFF to 0x0000 occurs at MSV, which is usually connected to ground (see Figures 6 and 7). The bipolar offset error is the amount of deviation between the measured zero-point transition and the ideal zero-point transition.

Gain Error

The ideal full-scale transition from 0x1FFE to 0x1FFF occurs at 1 LSB below full scale (see the Transfer Functions section). The gain error is the amount of deviation between the measured full-scale transition point and the ideal full-scale transition point, once offset error has been nullified.

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADC's resolution (N bits):

$$
SNR = (6.02 \times N + 1.76)dB
$$

where $N = 14$ bits.

In reality, there are other noise sources besides quantization noise; thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals.

$$
SINAD(dB) = 20 \times log \left[\frac{Signal_{RMS}}{(Noise + Distortion)_{RMS}} \right]
$$

Effective Number of Bits

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency an d sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the fullscale range of the ADC, calculate the ENOB as follows:

$$
ENOB = \frac{SINAD - 1.76}{6.02}
$$

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
THD = 20 \times \log \left[\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1} \right]
$$

where V₁ is the fundamental amplitude and V₂ through V 5 are the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest fre quency component.

Aperature Delay

Aperture delay (tAD) is the time delay from the sampling clock edge to the instant when an actual sample is taken.

Aperture Jitter

Aperture Jitter (tAJ) is the sample-to-sample variation in aperture delay.

Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to a n ADC in a manner that ensures that the signal's slew rate does not limit the ADC's performance. The inpu t frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB.

Full-Power Bandwidth

A large -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB. This point is defined as fullpower input bandwidth frequency.

Chip Information

TRANSISTOR COUNT: 80,000 PROCESS: 0.6µm BiCMOS

18 __

MAXIM

Typical Operating Circuits (continued)

MAX1319/MAX1323/MAX1327 **TSETXAM/SSSTAM/QTSTXAM**

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products Printed USA **MAXIM** is a registered trademark of Maxim Integrated Products, Inc.