

Evaluation Module for the TPS54340-Q1 Step-Down Converter

This user's guide contains information for the TPS54340-Q1EVM-593 evaluation module (PWR593) including the performance specifications, schematic, and the bill of materials.

Contents

1	Introduction	2
2	Test Setup and Results	5
3	Board Layout	12
4	Bill of Materials	15

List of Figures

1	TPS54340-Q1EVM-593 Board	2
2	TPS54340-Q1EVM-593 Schematic	3
3	Efficiency versus Load Current	5
4	Light Load Efficiency	5
5	Regulation versus Output Current	6
6	Regulation versus Input Voltage	6
7	Load Transient Response	6
8	Loop Response	6
9	Line Transient Response	7
10	Input Voltage Ripple CCM	7
11	Input Voltage Ripple DCM	7
12	Output Voltage Ripple CCM	8
13	Output Voltage Ripple DCM	8
14	Output Voltage Ripple Eco-mode	8
15	Switching Waveform Without Snubber	9
16	Switching Waveform With Snubber	9
17	Start Up With V_{IN} Ramping Up	10
18	Start Up Using EN	10
19	Prebias Start Up Using EN	10
20	Shutdown With V_{IN} Ramping Down	11
21	Shutdown Using EN	11
22	Low Dropout Operation	11
23	Low Dropout Start Up and Shutdown	11
24	TPS54340-Q1EVM-593 Top Assembly and Silkscreen	12
25	TPS54340-Q1EVM-593 Layer 2 Layout	13
26	TPS54340-Q1EVM-593 Layer 3 Layout	13
27	TPS54340-Q1EVM-593 Bottom-Side Assembly and Silkscreen (Viewed From Top)	14

List of Tables

Eco-mode is a trademark of Texas Instruments.



Introduction

1	Input Voltage and Output Current Summary	2
2	TPS54340-Q1EVM-593 Performance Specification Summary	3
3	R5 Values for Common Output Voltages	4
4	EVM Connectors and Test points	5
5	TPS54340-Q1EVM-593 Bill of Materials	15

1 Introduction

This user's guide contains background information for the TPS54340-Q1 as well as support documentation for the TPS54340-Q1EVM-593 evaluation module (PWR593). Also included are the performance specifications, the schematic, and the bill of materials for the TPS54340-Q1EVM-593.



Figure 1. TPS54340-Q1EVM-593 Board

1.1 Background

The TPS54340-Q1 DC-DC converter is designed to provide up to a 3.5-A output from an input voltage source of 4.5 V to 42 V. Rated input voltage and output current range for the evaluation module are given in Table 1. This evaluation module is designed to demonstrate the small, printed-circuit-board (PCB) areas that may be achieved when designing with the TPS54340-Q1 regulator. The switching frequency is externally set at a nominal 400 kHz. This frequency was chosen to help with Electromagnetic Compatibility (EMC) by keeping the fundamental frequency out of the typical medium wave (MW) frequency range. The high-side MOSFET is incorporated inside the TPS54340-Q1 package along with the gate-drive circuitry. The compensation components are external to the integrated circuit (IC), and an external resistor divider allows for an adjustable output voltage. Additionally, the TPS54340-Q1 provides an adjustable undervoltage lockout with hysteresis through an external resistor divider. Lastly, the TPS54340-Q1EVM-593 includes additional input filtering and a snubber to reduce emissions. The absolute maximum input voltage for the TPS54340-Q1EVM-593 is 42 V.

Table 1.	Input	Voltage and	Output	Current	Summary
----------	-------	-------------	--------	---------	---------

EVM	Input Voltage Range	Output Current Range
TPS54340-Q1EVM-593	$V_{IN} = 7.0 V \text{ to } 42 V$	$I_{OUT} = 0 A \text{ to } 3.5 A$

1.2 Performance Specification Summary

A summary of the TPS54340-Q1EVM-593 (EVM) performance specifications is provided in Table 2. Specifications are given for an input voltage of $V_{IN} = 12$ V and an output voltage of 5.0 V, unless otherwise specified. This EVM is designed and tested for $V_{IN} = 7.0$ V to 42 V. The ambient temperature is 25°C for all measurements, unless otherwise noted.

TEXAS INSTRUMENTS

www.ti.com

Specification	Test Conditions		MIN	TYP	MAX	Unit
V _{IN} voltage range			7	12	42	V
Output voltage set point				5.0		V
Output current range	$V_{IN} = 7 V \text{ to } 42 V$		0		3.5	А
Line regulation	$I_{OUT} = 3.5 \text{ A}, V_{IN} = 7 \text{ V} \text{ to } 42 \text{ V}$			±0.02%		
Load regulation	V _{IN} = 12 V, I _{OUT} = 0.001 A	A to 3.5 A		±0.2%		
		Voltage change		250		mV
Lood transient reasons	$I_{OUT} = 0.0 \ A \ 10 \ 2.0 \ A$	Recovery time		200		μs
Load transient response		Voltage change		250		mV
	I _{OUT} = 2.6 A to 0.8 A	Recovery time		300		μs
Loop bandwidth	V _{IN} = 12 V, I _{OUT} = 3.5 A			13		kHz
Phase margin	V _{IN} = 12 V, I _{OUT} = 3.5 A			75		0
Input voltage ripple	I _{OUT} = 3.5 A, 20 MHz BW	Ľ		<10		mVpp
Output voltage ripple	I _{OUT} = 3.5 A			10		mVpp
Output rise time				2.6		ms
Operating frequency				400		kHz
Peak efficiency	TPS54340-Q1EVM-593,	TPS54340-Q1EVM-593, V _{IN} = 12 V, I _{OUT} = 1.1 A		91.7		%
DCM threshold	V _{IN} = 12 V			17		mA
Pulse skipping threshold	V _{IN} = 12 V			350		mA
No load input current	V _{IN} = 12 V	V _{IN} = 12 V		280		μA
UVLO start threshold				6.5		V
UVLO stop threshold				5.0		V

Table 2. TPS54340-Q1EVM-593 Performance Specification Summary

1.3 Schematic

Figure 2 is the schematic for the EVM.



Figure 2. TPS54340-Q1EVM-593 Schematic



Introduction

1.4 Modifications

These evaluation modules are designed to provide access to the features of the TPS54340-Q1. Some modifications can be made to this module. Component selection for modifications can be done with the aid of WEBENCH or the excel spreadsheet (SLVC452) located on the product page.

1.4.1 Output Voltage Set Point

To change the output voltage of the EVM, the value of resistor R5 (R_{HS}) should be changed while keeping R6 (R_{LS}) fixed. The output voltage can be adjusted to a minimum of the 0.8 V internal reference. The value of R5 for a specific output voltage can be calculated using Equation 1:

$$R_{HS} = R_{LS} \times \left(\frac{Vout - 0.8V}{0.8V}\right)$$

(1)

Table 3 lists the R5 values for some common output voltages assuming R6 = 10.2 k Ω . Note V_{IN} must be in a range to keep the on time greater than the minimum on-time. The values given in Table 3 are standard 1% values, not the exact value calculated using Equation 1.

Output Voltage (V)	R5 Value (kΩ)
1.8	12.7
2.5	21.5
3.3	31.6
5.0	53.6

 Table 3. R5 Values for Common Output Voltages

Be aware, changing the output voltage can affect the loop response. It may be necessary to modify the compensation components. Please see the TPS54340-Q1 data sheet (<u>SLVSBZ1</u>) for details.

1.4.2 Adjustable UVLO

4

The undervoltage lockout (UVLO) can be adjusted externally using R1 (R_{UVLO1}) and R2 (R_{UVLO2}). The EVM is set for a start voltage of 6.5 V and stop voltage of 5.0 V, using R1 = 442 k Ω and R2 = 90.9 k Ω . Use Equation 2 and Equation 3 to calculate the required resistor values for R1 and R2, respectively, for different start and stop voltages. The typical values of the constants in the two equations are as follows: $I_{HYS} = 3.4 \ \mu$ A, $V_{ENA} = 1.2 \ V$, and $I_1 = 1.2 \ \mu$ A.

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}}$$
$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1}$$

(2)

(3)



2 Test Setup and Results

This section describes how to properly connect, set up, and use the EVM. The section also includes test results typical for the EVM covering efficiency, output voltage regulation, load transients, loop response, output ripple, input ripple, start up, and shutdown.

2.1 I/O Connections

This EVM includes I/O connectors and test points as shown in Table 4. A power supply capable of supplying at least 3.5 A must be connected to J2 through a pair of 20-AWG wires. The load must be connected to J1 through a pair of 20-AWG wires. The maximum load-current capability must be 3.5 A. Wire lengths must be minimized to reduce losses in the wires. Test-point TP1 provides a place to monitor the V_{IN} input voltages with TP2 providing a convenient ground reference. TP3 is used to monitor the output voltage with TP4 as the ground reference.

Reference Designator	Function
J1	V _{OUT} , 5.0 V at 3.5-A maximum
J2	V _{IN} (see Table 1 for V _{IN} range)
J3	EN jumper. Connect EN to ground to disable, open to enable.
J4	GND jumper for additional ground connections
TP1	V _{IN} test point at V _{IN} connector
TP2	GND test point at V _{IN}
TP3	Output voltage test point at V _{OUT} connector
TP4	GND test point at V _{OUT} connector
TP5	SW test point
TP6	V _{OUT} test point used for loop response measurements
TP7	Test point between voltage divider network and output. Used for loop response measurements.
TP8	GND test point
TP9	V _{IN} test point at the TPS54340-Q1 VIN pin

	Table 4. EVM	Connectors an	id Test	points
--	--------------	---------------	---------	--------

2.2 Efficiency

The efficiency of this EVM peaks at a load current of about 1.1 A with $V_{IN} = 12$ V, and then decreases as the load current increases towards full load. Figure 3 shows the efficiency for the EVM. Figure 4 shows the light-load efficiency for the EVM using a semi-log scale. Measurements are taken at an ambient temperature of 25°C. The efficiency may be lower at higher ambient temperatures due to temperature variation in the drain-to-source resistance of the internal MOSFET.





Test Setup and Results

2.3 Output Voltage Regulation

The load regulation for the EVM is shown in Figure 5. The line regulation for the EVM is shown in Figure 6. Measurements are given for an ambient temperature of 25°C.



2.4 Load Transients and Loop Response

The EVM response to load transients is shown in Figure 7. The current step is from 25% to 75% of the maximum rated load at 12-V input. The current step slew rate is 100 mA/ μ s. Total peak-to-peak voltage variation is as shown, including ripple and noise on the output.

The EVM loop-response characteristics are shown in Figure 8. Gain and phase plots are shown for V_{IN} voltage of 12 V. Load current for the measurement is 3.5 A.



Figure 7. Load Transient Response



Figure 8. Loop Response



2.5 Line Transients

The EVM response to line transients is shown in Figure 9. The input voltage step is from 8.0 V to 40 V. Total peak-to-peak voltage variation is as shown, including ripple and noise on the output.



Figure 9. Line Transient Response

2.6 Input Voltage Ripple

The EVM CCM input voltage ripple is shown in Figure 10. The output current is the rated full load of 3.5 A and $V_{IN} = 12$ V. The voltage ripple is measured directly across the capacitors located at the VIN pin of the IC (C9-C13) and at the input to the board (C15) showing the attenuation of the input filter. The input voltage ripple measurements are taken with a 250-MHz bandwidth limit.

The DCM input voltage ripple is shown in Figure 11. The output current is 0.1 A and $V_{IN} = 12$ V.



Figure 10. Input Voltage Ripple CCM

Figure 11. Input Voltage Ripple DCM



Test Setup and Results

2.7 Output Voltage Ripple

The EVM CCM output voltage ripple is shown in Figure 12. The output current is the rated full load of 3.5 A and $V_{IN} = 12$ V. The voltage ripple is measured directly across the output capacitors.

The DCM output voltage ripple is shown in Figure 13. The output current is 0.1 A and $V_{IN} = 12$ V.

The Pulse Skip Eco-modeTM output voltage ripple is shown in Figure 14. There is no external load on the output and $V_{IN} = 12$ V.



Figure 12. Output Voltage Ripple CCM

Time: 2.0 µs/div Figure 13. Output Voltage Ripple DCM



Figure 14. Output Voltage Ripple Eco-mode



2.8 Switching Waveform

This design uses a snubber to reduce ringing at the SW pin of the TPS54340-Q1, reducing emissions of the EVM. Figure 15 shows the ringing at the SW pin before the snubber is added. Figure 16 shows the performance with the snubber. The input voltage for these plots is 12 V with a 3.5-A resistive load.



Figure 15. Switching Waveform Without Snubber

Figure 16. Switching Waveform With Snubber



2.9 Start Up

The start up waveforms are shown in Figure 17, Figure 18, and Figure 19. The input voltage for these plots is 12 V with a 3.5-A resistive load. In Figure 17 the top trace shows V_{IN} , the middle trace shows EN, and the bottom trace shows V_{OUT} . The input voltage is initially applied, and when the input reaches the undervoltage lockout threshold, the start up sequence begins and the output ramps up toward the set value of 5.0 V.

In Figure 18 the input voltage is initially applied with EN held low. When EN is released, the start up sequence begins and the output ramps up toward the set value of 5.0 V.

In Figure 19 the input voltage is initially applied with EN held low. An external voltage of 3.3 V is supplied to V_{OUT} . When EN is released, the start up sequence begins and the internal reference ramps up from 0 V with the internal soft-start. When the internal reference reaches the FB voltage the output begins ramping toward the set value of 5.0 V.



C3: Vout

2 V/div

Evaluation Module for the TPS54340-Q1 Step-Down Converter

Time = 2 ms/div Figure 19. Prebias Start Up Using EN



2.10 Shutdown

The shutdown waveforms are shown in Figure 20 and Figure 21. The input voltage for these plots is 12 V with a 3.5-A resistive load. The top trace shows V_{IN} , the middle trace shows EN, and the bottom trace shows V_{OUT} . In Figure 20 the input voltage is removed, and when the input falls below the undervoltage lockout threshold, the TPS54340-Q1 shuts down and the output falls to ground.

In Figure 21, the input voltage is held at 12 V, and EN is shorted to ground. When EN is grounded, the TPS54340-Q1 is disabled, and the output voltage discharges to ground.



Figure 20. Shutdown With V_{IN} Ramping Down

Figure 21. Shutdown Using EN

2.11 Low Dropout Operation

For improved low dropout operation, the TPS54340-Q1 includes a small integrated low-side MOSFET to pull SW to GND when the BOOT to SW voltage drops below 2.1 V. This recharges the BOOT capacitor for driving the high-side MOSFET. Figure 22 shows the steady state operation and Figure 23 shows the start up and shutdown in a low dropout condition. Both measurements are taken with a 5-V output.



Figure 22. Low Dropout Operation



Time = 40 µs/div Figure 23. Low Dropout Start Up and Shutdown

3 Board Layout

This section provides a description of the EVM, board layout, and layer illustrations.

3.1 Layout

The board layout for the EVM is shown in Figure 24 through Figure 27. The top-side layer of the EVM is laid out in a manner typical of a user application. The top and bottom layers are 2-oz copper.

The top layer contains the main power traces for V_{IN} , V_{OUT} , and SW. Also on the top layer are connections for the remaining pins of the TPS54340-Q1 and a large area filled with ground. The bottom layer contains ground and a signal route for the bootstrap capacitor. The top and bottom and internal ground traces are connected with multiple vias placed around the board including six vias directly under the TPS54340-Q1 device to provide a thermal path from the top-side ground plane to the bottom-side ground plane. Multiple vias are also placed near the Schottky diode (D1) to provide a nearby thermal path to improve its thermal performance.

The input decoupling capacitors (C10–C13), bootstrap capacitor (C4), and frequency set resistor (R3) are all located as close to the IC as possible. In addition, the voltage set-point resistor divider components are also kept close to the IC, especially the bottom resistor (R6). The voltage divider network ties to the output voltage at the point of regulation. For the TPS54340-Q1EVM-593, an additional input bulk capacitor may be required (C14), depending on the EVM connection to the input supply.

Layout considerations to reduce emissions are as follows. The bootstrap capacitor (C4) is placed on the bottom side of the board so the Schottky diode (D1) can be placed directly next to the IC. The diode should be as close as possible to the SW pin and GND of the input decoupling capacitors. The smaller sized input decoupling capacitors (C12 and C13) are located closest to the IC to reduce any board parasitics to improve their effectiveness of filtering high frequency noise. The snubber (R8 and C17) is located directly next to the diode to improve its performance. Lastly, the SW copper area is kept as small as possible because it is a high dv/dt node which can radiate noise.



Figure 24. TPS54340-Q1EVM-593 Top Assembly and Silkscreen









Figure 26. TPS54340-Q1EVM-593 Layer 3 Layout



Board Layout

www.ti.com





3.2 Estimated Circuit Area

The estimated printed-circuit-board area in this design by simply boxing in the components on the top layer is 1.43 in² (923 mm²). This area does not include test points or connectors. This design uses 0603 components for easy modifications. The area can be reduced by using smaller-sized components.



4 Bill of Materials

Table 5 presents the bill of materials for the EVM.

Designator	Quantity	Value	Description	Package	Part Number	Manufacturer
C1, C2	2	47uF	CAP, CERM, 47uF, 16V, +/-20%, X5R, 1210	1210	GRM32ER61C476ME15L	MuRata
C4	1	0.1uF	CAP, CERM, 0.1uF, 10V, +/-10%, X7R, 0603	0603	STD	STD
C5	1	6800pF	CAP, CERM, 6800pF, 50V, +/-10%, X7R, 0603	0603	STD	STD
C8	1	68pF	CAP, CERM, 68pF, 50V, +/-5%, C0G/NP0, 0603	0603	STD	STD
C9	1	47uF	CAP, AL, 47uF, 63V, +/-20%, 0.65 ohm, SMD	SMT Radial F	EEE-FK1J470P	Panasonic
C10, C11, C15	3	4.7uF	CAP, CERM, 4.7uF, 50V, +/-10%, X7R, 1210	1210	STD	STD
C12	1	0.047uF	CAP, CERM, 0.047uF, 50V, +/-10%, X7R, 0603	0603	STD	STD
C13	1	4700pF	CAP, CERM, 4700pF, 50V, +/-10%, X7R, 0603	0603	STD	STD
C17	1	680pF	CAP, CERM, 680pF, 50V, +/-10%, X7R, 0603	0603	STD	STD
D1	1	0.52V	Diode, Schottky, 60V, 5A, PowerDI5	PowerDI5	PDS560-13	Diodes Inc.
J1, J2	2	ED120/2DS	Terminal Block, 2-pin, 15-A, 5.1mm	0.40 x 0.35 inch	ED120/2DS	OST
J3, J4	2		Header, TH, 100mil, 2x1, Gold plated, 230 mil above insulator	TSW-102-07-G-S	TSW-102-07-G-S	Samtec, Inc.
L1	1	11uH	Inductor, Shielded Flat Iron, Ferrite, 11uH, 5.3A, 0.014 ohm, SMD	WE-PDF	7447798111	Wurth Elektronik eiSos
L2	1	1.5uH	Inductor, Shielded Drum Core, Superflux, 1.5uH, 11A, 0.0046 ohm, SMD	WE-HC3	744314150	Wurth Elektronik eiSos
L4	1	300 ohm	3000mA Ferrite Bead, 300 ohm @ 100MHz, SMD	0805	742792031	Wurth Elektronik eiSos
R1	1	442k	RES, 442k ohm, 1%, 0.1W, 0603	0603	STD	STD
R2	1	90.9k	RES, 90.9k ohm, 1%, 0.1W, 0603	0603	STD	STD
R3	1	243k	RES, 243k ohm, 1%, 0.1W, 0603	0603	STD	STD
R4	1	11.0k	RES, 11.0k ohm, 1%, 0.1W, 0603	0603	STD	STD
R5	1	53.6k	RES, 53.6k ohm, 1%, 0.1W, 0603	0603	STD	STD
R6	1	10.2k	RES, 10.2k ohm, 1%, 0.1W, 0603	0603	STD	STD
R7	1	49.9	RES, 49.9 ohm, 1%, 0.1W, 0603	0603	STD	STD
R8	1	5.6	RES, 5.6 ohm, 5%, 0.25W, 1206	1206	STD	STD
SH-J3	1	1x2	Shunt, 100mil, Gold plated, Black	Shunt	SNT-100-BK-G	Samtec
TP1, TP3, TP6, TP9	4	Red	Test Point, TH, Multipurpose, Red	Keystone5010	5010	Keystone
TP2, TP4, TP8	3	Black	Test Point, TH, Multipurpose, Black	Keystone5011	5011	Keystone
TP5	1	Yellow	Test Point, TH Multipurpose, Yellow	Keystone5014	5014	Keystone
TP7	1	Orange	Test Point, TH, Multipurpose, Orange	Keystone5013	5013	Keystone
U1	1	TPS54340QDDA	IC, 42V, 3.5A, Low Iq, Current Mode, Non-Synchronous Monolithic Buck, AEC-Q100 Qualified	SON	TPS54340QDDA	ТІ
C3	0	47uF	CAP, CERM, 47uF, 16V, +/-20%, X5R, 1210	1210	GRM32ER61C476ME15L	MuRata
C6, C14	0	Open	Capacitor, Aluminum, vvV, 20%	Multi sizes	Engineering Only	
C7	0	0.047uF	CAP, CERM, 0.047uF, 50V, +/-10%, X7R, 0603	0603	STD	STD
C16	0	Open	Capacitor, Ceramic, 500V, X7R, ±10 %	Multi sizes	Engineering Only	
L3	0	400 ohm	4500mA Ferrite Bead, 400 ohm @ 100MHz, SMD	2220	74279224401	Wurth Elektronik eiSos

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	nectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated