onsemi

<u>MOSFET</u> – N-Channel, POWERTRENCH[®], Shielded Gate

80 V, 136 A, 3.5 m Ω

FDMS3D5N08LC

General Description

This N-Channel MV MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized to minimise on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 3.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 45 \text{ A}$
- Max $R_{DS(on)} = 5.1 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 36 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- RoHS Compliant

Typical Applications


- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Symbol	Parameter	Ratings	Unit
V _{DS}	Drain to Source Voltage	80	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current – Continuous $T_C = 25^{\circ}C$ (Note 5)	136	А
	– Continuous T _C = 100°C (Note 5)	86	
	– Continuous T _A = 25°C (Note 1a)	19	
	– Pulsed (Note 4)	745	
E _{AS}	Single Pulse Avalanche Energy	486	mJ
PD	Power dissipation $T_C = 25^{\circ}C$	125	W
	Power dissipation $T_A = 25^{\circ}C$ (Note 1a)	2.5	
T _{J,} T _{STG}	Operating and Storage Junction Temperature -55 to Range +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ELECTRICAL CONNECTION




N-Channel MOSFET



PQFN8 5x6 (Power 56) CASE 483AE





ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction to Case	1.0	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

PACKAGE MARKING AND ORDERING INFORMATION

Total Gate Charge Sync.

Q_{sync}

Device Marking	Device	Package	Shipping [†]
FDMS3D5N08LC	FDMS3D5N08LC	PQFN8 5×6 (Pb–Free/Halogen Free)	3000 Units/ Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS		-	-	•	-
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	80	-	-	V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25°C	-	69	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μA
I _{GSS}	Gate-to-Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	V_{GS} = V_{DS} , I_D = 250 μ A	1.0	1.4	2.5	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_{\text{J}}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25°C	-	-5.2	-	mV/°C
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 45 A	-	2.8	3.5	mΩ
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 36 \text{ A}$	-	4.0	5.1	
		V_{GS} = 10 V, I _D = 45 A, T _J = 125°C	-	4.8	6.0	
9 FS	Forward Transconductance	V _{DS} = 5 V, I _D = 45 A	-	300	-	S
DYNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{MHz}$	-	4375	6125	
C _{oss}	Output Capacitance		_	1025	1435	pF
C _{rss}	Reverse Transfer Capacitance		-	39	60	
Rg	Gate Resistance		0.1	1.4	3	Ω
SWITCHING	CHARACTERISTICS			-		
td _(on)	Turn – On Delay Time	$V_{DD} = 40 \text{ V}, \text{ I}_{D} = 45 \text{ A},$	_	12	22	ns
t _r	Rise Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$	_	20	36	
t _{D(off)}	Turn – Off Delay Time		_	70	112	
t _f	Fall Time		_	22	35	
Qg	Total Gate Charge	$V_{GS} = 0V$ to 10 V	-	59	82	nC
Qg	Total Gate Charge	$V_{GS} = 0V$ to 4.5 V	-	28	39	1
Q _{gs}	Gate to Source Charge	V _{DD} = 40 V, i _D = 45 A	-	10	-	
Q _{gd}	Gate to Drain "Miller" Charge		-	7	-	
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V	-	56	-	nC
-			1	1	1	1

 V_{DS} = 0 V, I_D = 45 A

55

_

_


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
DRAIN-SOU	DRAIN-SOURCE DIODE CHARACTERISTICS							
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.1 A (Note 2)	-	0.7	1.2	V		
		V _{GS} = 0 V, I _S = 45 A (Note 2)	-	0.8	1.3			
t _{rr}	Reverse Recovery Time	I _F = 22 A, di/dt = 300 A/μs	-	25	39	ns		
Q _{rr}	Reverse Recovery Charge		-	86	137	nC		
t _{rr}	Reverse Recovery Time	I _F = 22 A, di/dt = 1000 A/μs	-	20	32	ns		
Q _{rr}	Reverse Recovery Charge		-	186	297	nC		


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

 $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined 1. by the user's board design.




a) 50°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.
- 3. E_{AS} of 486 mJ is based on starting $T_J = 25^{\circ}$ C; N-ch: L = 3 mH, $I_{AS} = 18$ A, $V_{DD} = 80$ V, $V_{GS} = 10$ V. 100% tested at L = 0.1 mH, $I_{AS} = 57$ A. 4. Pulsed I_D please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS TJ = 25°C UNLESS OTHERWISE NOTED











Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage

TYPICAL CHARACTERISTICS TJ = 25°C UNLESS OTHERWISE NOTED (CONTINUED)












Figure 7. Gate Charge Characteristics




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current





Figure 8. Capacitance vs. Drain to Source Voltage



TYPICAL CHARACTERISTICS TJ = 25°C UNLESS OTHERWISE NOTED (CONTINUED)

Figure 13. Junction-to-Case Transient Thermal Response Curve

t, RECTANGULAR PULSE DURATION (sec)

10-2

t₂

PEAK $T_J = P_{DM} \times [Z_{\theta JC} (t) + T_C]$ Duty cycle, $D = t_1/t_2$

1

 $Z_{\theta JC}$ (t) = r(t) × $\mathbb{R}_{\theta JC}$

 $R_{\theta JC} = 1.0^{\circ}C/W$

10-1

NOTES:

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

 \square

10⁻³

0.01

SINGLE PULSE

10-4

0.01

0.001 10⁻⁵

Ē

ONSEM¹.

PQFN8 5X6, 1.27P CASE 483AE ISSUE C DATE 21 JAN 2022 HA D1 SEE NOTES: DETAIL B PKG В 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. 2. CONTROLLING DIMENSION: MILLIMETERS 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS. PKG € 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE E1 MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. SEATING PLANE IS DEFINED BY THE TERMINALS, "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY. PIN 1 6. IT IS RECOMMENDED TO HAVE NO TRACES OR OPTIONAL DRAFT AREA ANGLE MAY APPEAR VIAS WITHIN THE KEEP OUT AREA. ON FOUR SIDES TOP VIEW OF THE PACKAGE θ // 0.10 C L2 J 7 0 SEE DETAIL C MILLIMETERS DIM 0.08 C С MIN. NOM. MAX. A3 SEATING А 0.90 1.00 1.10 DETAIL B DETAIL C PLANE A1 0.00 0.05 SCALE: 2:1 SIDE VIEW SCALE: 2:1 0.21 0.41 b 0.31 b1 0.31 0.41 0.51 5.10 0.25 0.35 A3 0.15 3.91 D 4.90 5.00 5.20 1.27 D1 4.80 4.90 5.00 0.77 D2 3.61 3.82 3.96 e1 Е 5.90 6.15 6.25 4.52 E1 5.70 5.80 5.90 -b1 (4X) -e-3.75 (z) (4X) E2 3.38 3.48 3.78 6.61 E3 0.30 REF E4 0.52 REF KEEP OUT L AREA 1.27 BSC е *** 1.27 0.635 BSC **F**^(e2) e/2 3.81 BSC e1 ٹر_(E4) e2 0.50 REF 7 0.61 (8X) E2 1.27 (F3) L 0.51 0.66 0.76 3.81 (2X) L2 0.05 0.18 0.30 LAND PATTERN L4 0.34 0.44 0.54 RECOMMENDATION ل_ _(4X) 0.34 REF z *FOR ADDITIONAL INFORMATION ON OUR θ e/2 0° _ 12° PB-FREE STRATEGY AND SOLDERING b (8X) DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE BOTTOM VIEW MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	PQFN8 5X6, 1.27P P/		PAGE 1 OF 1			
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its pattent rights nor the rights of others.						

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales