

HI-3110, HI-3111, HI-3112, HI-3113

November 2021

GENERAL DESCRIPTION FEATURES

The HI-3110 is a standalone Controller Area Network Can version 2.0B with program
CAN) controller with built in transceiver The device rate up to 1 Mbit/sec. ISO 11898-5 compliant. (CAN) controller with built in transceiver. The device provides a complete, integrated, cost-effective solution for **Configurable to support ARINC 825** and avionics applications implementing the CAN 2.0B CANaerospace Standards. specification and can be configured to comply with both the ARINC 825 (General Standardization of CAN Bus Protocol for Airborne Use) and CANaerospace standards. The HI-

• Standard, Extended and Remote frames supported. 3110 is capable of transmitting and receiving standard data frames, extended data frames and remote frames. The internal transceiver allows direct connection to the **Filtering on ID** and first two data bytes for both CAN bus without using external components and coupled $\overline{}$ Standard and Extended Identifiers. with the host Serial Peripheral Interface (SPI), results in minimal board space.

The HI-3110 provides the optimum solution for with automatic wake-up possible.
applications where minimum host (MCU) overhead is required, filtering unwanted messages using a maskable identifier filter and storing up to 8 messages in the receive **Internal 16-bit free running counter for time tagging of** FIFO. A flexible interrupt scheme allows real time transmitted or received messages. servicing of the FIFO by the host, if required. Transmissions are handled using an 8 message transmit FIFO. A Transmit Enable pin can be used by the host to initiate a transmission. The device also provides monitor or listen-only mode, low power sleep mode, loopback mode for self-test and a re-transmission disable capability (necessary to implement TTCAN protocol).

transceiver). This version provides a "protocol only" supported: solution for customers who wish to use an external \parallel o \parallel Industrial: -40 °C to + 85 °C. transceiver and may be used in situations where the customer requires galvanic isolation between the bus and digital protocol logic. The HI-3112 provides an option of a CLKOUT pin instead of a SPLIT pin, which may be used as the main system clock or as a clock input for other devices in the system. Finally, the HI-3113 provides all options (both CLKOUT and SPLIT pins) in a very compact QFN-44 package.

The HI-3110 family is available in industrial and full extended temperature ranges, with a "RoHS compliant" lead-free option. The design has been independently validated by C&S group, GmbH, an ISO/IEC 17025 accredited test house. A copy of the test report is available from Holt on request.

Avionics CAN Controller with Integrated Transceiver

- Implements CAN version 2.0B with programmable bit
-
- · Serial Peripheral Interface (SPI) (20MHz).
-
- 8 maskable identifier filters.
-
- Loopback mode for self-test.
- Monitor (Listen-only) and Low Power Sleep Modes
- 8-message Transmit and Receive FIFOs.
-
- · Permanent dominant timeout protection.
- Short Circuit Protection of -58V to + 58V on CAN H, CAN L and SPLIT pins (ISO 11898-5).
- · Re-transmission disable capability.
- · Transmit Enable pin.
- The HI-3111 is a digital only version of the HI-3110 (no \parallel . Industrial and Full Extended temperature ranges

Extended: -55° C to $+125^{\circ}$ C.

PIN CONFIGURATION (Top View)

18-Pin Plastic SOIC - WB Package

Figure 1. Block Diagram

PRIMARY FUNCTIONS OF HI-3110 LOGIC BLOCKS

SPI PROTOCOL BLOCK

REGISTERS BLOCK Stores configuration data

Sets the data strobe and bit period **BIT TIMING BLOCK STATUS AND INTERRUPT**

TRANSMIT BLOCK Manages transmission protocol 8 message FIFO Confirmation and time stamp of each message sent is available in the History FIFO

Manages reception protocol

Handles data transfers between the host and the chip Forwards message data and optional time stamp to the host 8 message FIFO with optional filters

> **ERROR BLOCK** Detects and records errors for protocol management

Provides hardware and software options for managing communications

OSCILLATOR

Configuration chooses either the crystal oscillator or and external clock

TRANSCEIVER

RECEIVER BLOCK Analog interface connects directly to the CAN bus

DS3110 Rev. L

HOLT INTEGRATED CIRCUITS

PIN DESCRIPTIONS

FUNCTIONAL OVERVIEW RECEIVER

The HI-3110 is the first single chip product to integrate both 2.0B protocol requirements. The receiver supports eight the CAN (Controller Area Network) protocol and analog the CAN (Controller Area Network) protocol and analog sets of filters and masks and each allows filtering of a full interface transceiver on a single IC. The protocol conforms Interface transceiver on a single IC. The protocol conforms CAN ID (extended or not) and two bytes of data. Even when
to CAN version 2.0B and is compliant with ISO 11898-
filtering is enabled, message data is always access $1:2003(E)$ specification. The transceiver is compliant with ISO 11898-5 specification. The Temporary Receive Buffer, and retrievable

Configuration options include an internal Loopback mode If the Filter/Mask option is set (FILTON bit in Control Register that does not disturb the bus, a Monitor only mode, and a 1), only messages that match one of the 8 stored data Sleep mode that includes an option to either wake up patterns are passed into the FIFO. Note that the Mask option automatically when data is present on the bus, or by host allows certain bits of the programmed filter bits to be "don't command. The following sections describe some of the key care." If the Filter/Mask option is not set, then all valid features. messages are passed to the FIFO. When the FIFO is full (8

To minimize the footprint, a 20 MHz standard four wire SPI (Serial Peripheral Interface) is provided to manage the flow **ERROR CONTROL**
of data between the host microcontroller and the HI-3110. of data between the host microcontroller and the HI-3110. Errors are detected per ISO 11898-1:2003(E) and
Complete messages are loaded and retrieved with single detections are counted and used by the pretacel atota Complete messages are loaded and retrieved with single detections are counted and used by the protocol state
SPI op codes. On the receive side, SPI op code options may meebing a active. Bessive, and Bue Off conditions are SPI op codes. On the receive side, SPI op code options may machines. Active, Passive, and Bus Off conditions are be used to retrieve the whole message or just the data. An managed par the CAN standard A configuration bit i option to include a time tag or no time tag may also be provided to allow automatic recovery from Bus Off. specified. On the transmit side, each message can be assigned an identifier which allows monitoring of the **STATUS and INTERRUPTS**
Transmit History FIFO to confirm the successful completion Transmit History FIFO to commit the successful completion The Message Status Register, MESSTAT, provides of a transmission along with the time stamp. In addition the information about the extract of the receiver and of a transmission along with the time stamp. In addition the information about the current state of the receiver and transmitter logic automatically assembles the message transmitter logic automatically assembles the message transmitter operation. In addition, the Interrupt Flag
For the mention operational conditions and only the Interruptional conditions are conditional

Bit timing is controlled with standard CAN options. These Register, STATF, bits reflect the status of selected FIFO and include control of the Resychronization Jump Width (SJW), First proportion of the Resychronization Jum Include control of the Resychronization Jump Width (SJW), Error properties. Any or all of these conditions may be
Prop delay Phase Seg 1 (TSeg1), Phase Seg 2 (TSeg2), the directed to the STAT pip by ortting the engble hite number of samples, and the derivation of Tq from the system
clock using a prescaler. The maximum bit rate is 1 MBit/sec. clock using a prescaler. The maximum bit rate is 1 MBit/sec. To provide additional hardwired flag options, the GP1 and
Upon reset, the chip automatically enters Initialization mode which allows programming of the Bit Timing before entering Interrupt or Status Flag bits. Normal mode.

The transmitter state machine automatically handles all system clock. Either the on-board crystal oscillator may be
CAN 2.0B protocol requirements. Messages for colorad area automal algebran han revided at the OSCIN. transmission are first loaded into a FIFO and transmission $\frac{1}{p}$ pin.
may start upon availability of data in the FIFO. Assertion of \overline{Q} . may start upon availability of data in the FIFO. Assertion of Con product versions with the CLKOUT pin, a programmable
the TXEN pin or configuration bits in Control Register 1 allow Little in a fit a purtane clock is provi the TXEN pin or configuration bits in Control Register 1 allow division of the system clock is provided. The clock source for either continuous transmission until the FIFO is empty or either continuous transmission until the FIFO is empty of the 16 bit Time Tag Counter is derived from a separate
only one message from the FIFO at a time. One shot (no only one message from the FIFO at a time. One shot (no programmable division of the system clock. SPI op codes retry) transmission may also be enabled by setting the OSM provide for reading and reacting the Time Teg Counte and TX1M bits. SPI op codes are provided to clear the **TRANSCEIVER**
Transmit FIFO and to abort transmission.

The receiver state machine automatically handles all CAN by SPI op codes 0x42 and 0x44.

completed messages received), the next received message **SPI and REGISTERS** will overwrite the latest message stored in the FIFO.

managed per the CAN standard. A configuration bit is

Register, INTF, monitors 8 operational conditions, any or all of which may be directed to the INT pin by enabling bits in the **BIT TIMING**
Bit timing is controlled with standard CAN options. These
Bit timing is controlled with standard CAN options. These directed to the STAT pin by setting the enable bits in the

GP2 pins may also be programmed to reflect any of the

OSCILLATOR and TIME TAG

TRANSMITTER
The transmitter state machine automatically handles all
a configuration bit allows a choice for the source of the
proton clock Either the on board crystal cosillator may be selected or an external clock may be provided at the OSCIN

provide for reading and resetting the Time Tag Counter.

The HI-3110 contains an integrated transceiver operating

DS3110 Rev. L

HOLT INTEGRATED CIRCUITS

from 5V and the line driver is capable of maintaining a **MONITOR MODE** detectable signal for bus lengths well in excess of recommended CAN 2.0B standards. The digital logic and IO Monitor mode (also known as listen-only or silent mode)
can be powered from 3.3V or 5V.

The BUS and SPLIT pins are protected against ESD to over while in this mode. Also, the error counters are reset and
4KV (HPM), and from chorts, bottwagn, 58V to +58V deactivated. Messages from the bus are received in the deactivated. Messages from the bus are received in the 4KV (HBM) and from shorts between -58V to +58V

implemented by means of an independent counter filters can be set up to reject or accept specific messages
monitoring the dominant transmission state and into the FIFO and all interrupt flags are set as required in the automatically shutting off the transmission if it exceeds usual way. Monitor mode is activated by programming the typically 2ms. MODE<2:0> bits to <010> in the CTRL0 register.

MODES OF OPERATION The HI-3110 can be placed in a low power sleep mode if

normal operation. **Bit timing registers and acceptance** wake up following bus activity can be enabled by setting the
filters and masks can only be modified in this mode WAKEUP bit in the CTRL0 register - in this case a l filters and masks can only be modified in this mode. WAKEUP bit in the CTRL0 register - in this case a low power
Initialization mode is the default mode following PESET and receiver monitors the bus for a detectable domina Initialization mode is the default mode following RESET and
Can also be activated by programming the MODE<2:0> bits The device will wake up in Monitor Mode. Note that it will can also be activated by programming the MODE<2:0> bits a line device will wake up in Monitor Mode. Note that it will to ϵ 1xx in the CTRLO register. Switching to Initialization take a finite time for the oscillator and to <1xx> in the CTRL0 register. Switching to Initialization that a finite time for the oscillator and analog circuitry to to the receiver. Switching to Initialization come back on line. Since the internal oscillator takes mode resets the receiver and transmitter. During come back on line. Since the internal oscillator takes a finite
initialization mode the error counters are held reset time to wake up, the message which caused the wake-up initialization mode, the error counters are held reset.

In this mode, the HI-3110 can transmit, receive and mode change will only occur whenever the CAN bus is quiet.
If the chip is transmitting, the mode change is delayed until acknowledge messages from the CAN bus, handling all acknowledge is transmitting, the mode change is delayed until
aspects of the CAN protocol. Normal mode is activated by the transmission is complete. If there is bus activ aspects of the CAN protocol. Normal mode is activated by $\frac{1}{2}$ the transmission is complete. If there is bus activity, the programming the MODE<2:05 bits to <0005 in the CTRL0 mode change is delayed until the receiver programming the MODE<2:0> bits to <000> in the CTRL0 detects an inter-message gap.

Loopback mode is used for self-test. The transceiver digital The HI-3110 supports Standard, Extended and Remote

input is fed back to the receiver without being transmitted to Frames, as defined in the CAN specification IS the bus. Messages are transmitted from the transmit FIFO $1:2003(E)$ (also known as CAN 2.0B). in the usual way and received by the receive FIFO as if they were received from a remote node on the bus. **BIT ENCODING**

Acceptance filters can be set up to accept or reject specific CAN frames are encoded according to the Non-Return-To-
messages into the FIFO and all interrupt flags are set as Zero (NRZ) method with bit stuffing. NRZ means messages into the FIFO and all interrupt flags are set as Zero (NRZ) method with bit stuffing. NRZ means that the required in the usual way. While in this mode, any bus aenerated bit level is constant during the total bit the MODE<2:0> bits to <001> in the CTRL0 register.

allows the HI-3110 to monitor all bus activity without disturbing the bus. No messages or dominant bits (such as **PROTECTION FEATURES**
The BLIS and SPLIT pins are protected against ESD to over
While in this mode. Also, the error counters are reset and continuous, as specified in ISO 11898-5.

In addition, a Permanent Dominant Timeout protection is

implemented by means of an independent counter filters can be set up to reject or accept specific messages into the FIFO and all interrupt flags are set as required in the

SLEEP MODE

The HI-3110 supports five modes of operation, namely, there is no bus activity and the transmit FIFO is empty. In Initialization Mode, Normal Mode, Loopback Mode, Monitor (transceiver) are off, drawing typically less than **INITIALIZATION MODE** for the host to communicate with the HI-3110 while it is
asleep (e.g. load transmit FIFO). Sleep mode is exited by Initialization mode is used to configure the device before selecting an alternative mode of operation, or automatic
Inormal operation. **Bit timing registers and acceptance** wake up following bus activity can be enabled by may not be stored.

NORMAL MODE
Sleep mode is activated by programming the MODE<2:0> Normal mode is the standard operating mode of the HI-3110. bits to <011> in the CTRL0 register. However, the actual
In this mode, the HI-3110 can transmit receive and mode change will only occur whenever the CAN bus is qui

LOOPBACK MODE CAN PROTOCOL OVERVIEW

Frames, as defined in the CAN specification IS0 11898-

required in the usual way. While in this mode, any bus generated bit level is constant during the total bit time and
activity is ignored. Loopback is activated by programming consecutive bits do not return to a neutral or consecutive bits do not return to a neutral or rest condition.

DS3110 Rev. L

This means that a bit stream of "1s" or "0"s appears errors by computing a 15-bit CRC sequence from the continuous on the bus. A logic "0" is called a dominant bit previous bit stream (SOF, arbitration field, control field and and a logic "1" is called a recessive bit. $\qquad \qquad$ data field, excluding stuff bits). The last bit in the CRC field is

Bit stuffing is used to ensure frequent enough transitions occur to achieve synchronization. Every time a transmitter After the CRC field is the Acknowledge Field (ACK Field). detects five consecutive bits of the same polarity in the bit
The first bit is the ACK Slot bit. A transmitting node sends a stream to be transmitted, it inserts a bit of opposite polarity recessive bit (logic 1) during the ACK slot. Any node which
into the actual transmitted bit stream.
Into the message error-free acknowledges the

This bit stuffing rule applies to the Start-of-Frame field, over-writing the recessive bit of the transmitter. The final bit arbitration field, control field, data field and CRC sequence. in the ACK field is a recessive AC arbitration field, control field, data field and CRC sequence. in the ACK field is a recessive ACK delimiter bit. Therefore,
The CRC delimiter ACK field and End-Of-Frame fields are of the dominant ACK slot bit is surrounde fixed form and not stuffed (see below for definition of these recessive bit. fields). Furthermore, Error frames and Overload frames are also of fixed form and not stuffed. Each data frame is delimited by an End-Of-Frame field

An example of how the bits in a stuffed bit stream might look is shown below. **Following the EOF, there is a gap to the next frame called the**

 $0 =$ dominant bit, $0 =$ dominant stuffed bit. $a)$ detection of a dominant bit on the bus at the third slot is

1 = recessive bit, **I** = recessive stuffed bit. interpreted as a SOF,

starts with a Start-of-Frame (SOF) bit. This is a dominant bit interpreted as a SOF. that identifies the start of the data frame on the bus.

The SOF is followed by the 12-bit arbitration field. The The extended data frame is shown in figure 3. In this frame arbitration field consisting The extended data frame is shown in figure 3. In this frame arbitration fiel arbitration field consists of an 11-bit identifer, ID28 - ID18, format, SOF is followed by a 32-bit arbitration field consisting
and the Remote Transmission Request (RTR) bit. The RTR of a 29 bit identifier JD28, JD0, The and the Remote Transmission Request (RTR) bit. The RTR of a 29-bit identifier, ID28 - ID0. The first 11 most significant
bit is used to distinguish between a data frame (RTR bit bits of the ID are know as the base identifi bit is used to distinguish between a data frame (RTR bit bits of the ID are know as the base identifier. This is followed
dominant, logic 0) and a remote frame (RTR bit recessive, by the Substitute Remote Request (SRR) bit dominant, logic 0) and a remote frame (RTR bit recessive, by the Substitute Remote Request (SRR) bit, which is
defined as recessive Following the SRR bit is the IDF bit

Following the arbitration field is the 6-bit control field. The

first bit of the control field is the Identifier Extension flag bit

(IDE). This is used to distinguish between standard and

extended identifiers and must b capable of receiving either a dominant or recessive bit. The The SRR and IDE bits are followed by the remaining 18 bits $\frac{1}{2}$ final 4 bits of the control field make up the data length code final 4 bits of the control field make up the data length code of the identifier (extended ID) and the last bit of the
(DLC). The binary value of this 4-bit field specifies the septitration field is the RTR bit. The RTR bi number of data bytes in the data payload (0 - 8 bytes). **Note:** function as in the standard frame format. All binary combinations greater than or equal to <1 0 0 0> specify 8 bytes of data. Following the arbitration field is the 6-bit control field. The

After the control field is the data field, which contains a data
payload equal to the number of bytes specified by the DLC
transmitted dominant, but receives must be able to receive payload equal to the number of bytes specified by the DLC transmitted dominant, but receivers must be able to receive
4 combinations of dominant or recessive bits. The final 4

the CRC delimiter bit (always recessive).

receives the message error-free acknowledges the reception by placing a dominant bit (logic 0) in the ACK slot, the dominant ACK slot bit is surrounded on each side by a

(EOF). The EOF consists of seven recessive bits.

Interframe Space (IFS) . The IFS consists of two bit fields, 00101011111**O**0000**I**1100000**I**11000 Intermission and Bus-Idle. The Intermission consists of three recessive bits, however the following notes apply:

b) detection of a dominant bit in either the first or second
slots results in generation of an overload frame (see below).

STANDARD DATA FRAME The bus idle period is of arbitrary length and consists of The standard data frame is shown in figure 2. The frame seconducing hits A dominant bit detected during this period is recessive bits. A dominant bit detected during this period is

EXTENDED DATA FRAME

defined as recessive. Following the SRR bit is the IDE bit, which is defined as recessive for extended data frames.

arbitration field is the RTR bit. The RTR bit has the same

first two bits, r1 and r0, are specified by the CAN protocol as all combinations of dominant or recessive bits. The final 4 The data field is followed by the 16-bit Cyclic Redundancy
Check (CRC) field. This is used to check transmission
Check (CRC) field. This is used to check transmission
bytes in the data payload (0 - 8 bytes). Note: All bina

DS3110 Rev. L

bytes of data. Completing the error flag. If the passive error flag is

The remaining fields of the extended data frame (Data field, \qquad exceptions to this rule are CRC field, acknowledge field, EOF field and IFS field) are \qquad a) the passive error flag st constructed in the same way as the standard frame format. node prevails and begins transmitting, and

The remote frame is shown in figure 4. The function of happen to be recessive. remote frames is to allow a receiver which periodically receives certain types of data to request that data from the **OVERLOAD FRAME**
transmitting source. The identifier of the remote frame must The overload frame is transmitting source. The identifier of the remote frame must The overload frame is shown in figure 6. It has the same
be identical to the identifier of the requested transmitting format as the active error frame, consistin be identical to the identifier of the requested transmitting format as the active error frame, consisting of an overload
node's data frame and the data length code (DLC) should be flag-field and an overload delimiter. The equal to the DLC of the requested data. **Simultaneous** consists of 6 consecutive dominant bits. This condition **and different DLCs will lead to unresolvable collisions** the bus to generate echo flags, similar to the active error flag
 on the bus. For this reason, ARINC 825 strongly echos. Therefore, the overload flag field will c **on the bus.** For this reason, ARINC 825 strongly echos. Therefore, the overload flag field will consist of the discourages the use of remote frames.

corresponding data frame except the remote frame has no the overload delimiter, consisting of 8 recessive bits.
data payload. Remote frames and data frames are Remote frames and data frames are distinguished by a recessive RTR bit in the remote frame. An overload frame, unlike an error frame, can only be
This means if a receiver sends a remote frame and the generated during the interframe space. There are two typ sending node transmits at the same time, the sending node of overload frame: (with a dominant RTR bit) will win arbitration and the requesting node will receive the desired data immediately. **1) Reactive Overload Frame**, resulting from

The error frame is shown in figure 5. Any node detecting an error generates an error frame. The error frame consists of in received frames, or two fields, the error flag field and the error delimiter. The c) detection of a dominant bit at the last (eighth) bit of an error
type of error flag field depends on the error status of the delimiter or overload delimiter. type of error flag field depends on the error status of the delimiter or overload delimiter.
node error-active or error-passive (see below) An error- The reactive overload frame is started one bit after detecting node, error-active or error-passive (see below). An error- The reactive overload frame is started on
active node generates an active error flag and an error- any of the above dominant bit conditions. active node generates an active error flag and an errorpassive node generates a passive error flag.

consecutive dominant bits. This condition violates the rule conditions may request a delay by transmitting a maximum
of hit-stuffing and causes all other nodes on the bus to of two consecutive overload frames. The requeste of bit-stuffing and causes all other nodes on the bus to of two consecutive overload frames. The requested
nenerate error flags, known as echo error flags. Therefore, overload frame must be started at the first bit of an e generate error flags, known as echo error flags. Therefore, overload frame the error flags, known as echo error flags. Therefore, overload frame the error flag field will consist of the superposition of different error flags sent by individual nodes, resulting in a minimum of 6 and maximum of 12 consecutive dominant bits. The **Note 1**): The HI-3110 will never initiate an overload frame or of 6 and maximum of 12 consecutive dominant bits. The **Note 1**): The HI-3110 will never initiate an over

Passive Error Flag: A passive error flag consists of 6 recessive bits. This is followed by the 8 recessive bits of the error delimiter. Therefore, an error frame sent by an errorpassive node consists of 14 consecutive recessive bits. Since this will not disturb the bus, a transmitting node will continue to transmit unless it detects the error itself, or another error-active node detects the error.

Notes: If the passive error flag is generated by a receiver, it cannot prevail over any other activity on the bus. Therefore,

combinations greater than or equal to <1 0 0 0> specify 8 it must wait for 6 consecutive bits of equal polarity before generated by a transmitter, the bit stuffing rule is violated and it will cause other nodes to generate error flags. Two

a) the passive error flag starts during arbitration and another

b) the error flag starts less than 6 bits before the end of the **REMOTE FRAME** CRC sequence and the last bits of the CRC sequence all

flag field and an overload delimiter. The overload flag violates the rule of bit-stuffing and causes all other nodes on superposition of different overload flags sent by individual nodes, resulting in a minimum of 6 and maximum of 12 The format of a remote frame is identical to the format of the consecutive dominant bits. The overload flag is followed by corresponding data frame except the remote frame has no the overload delimiter exception of 8 recep

generated during the interframe space. There are two types

a) detection of a dominant bit during the first or second bit of **ERROR FRAME** intermission,
The error frame is shown in figure 5. Any node detecting an b) detection of a dominant bit at the last (seventh) bit of EOF

2) Requested Overload Frame. A node which is unable to Active Error Flag: An active error flag consists of 6 begin reception of the next message due to internal

error flag field is followed by the error delimiter, consisting of
8 recessive bits.
825 since they increase the network loading.

DS3110 Rev. L

Standard Data Frame

Extended Data Frame

 \circ

Remote Frame

Figure 4. Remote Frame Format (Extended Identifier).

10 HOLT INTEGRATED CIRCUITS

Error Frame

11 HOLT INTEGRATED CIRCUITS

Overload Frame

Figure 6. Overload Frame Format

BIT WISE ARBITRATION

using a scheme called Carrier Sense Multiple adjusting individual bit times as a function of bit time quanta
Access/Collision Detection-Carrier Resolution (CSMA/CD- (see section on bit timing). Synchronization takes place Access/Collision Detection-Carrier Resolution (CSMA/CD-CR). recessive to dominant edges. A Hard Synchronization at the

Collision Resolution: Collisions are resolved by bitwise transmit. Eventually, lower priority messages will gain
arbitration. Highest priority messages (lowest binary access to the busy Figure 7 shows an example of how t identifiers) are sent first without delay and lower-priority messages are automatically re-transmitted later. A dominant bit (logic 0) has priority over a recessive bit (logic 1).

Bitwise arbitration works by comparing each node's The CAN standard resolves data contention on the bus transmitted data bit by bit. All nodes are synchronized by start of each frame and subsequent re-synchronizations **Carrier Sense:** Each node waits for a period without bus during a message frame ensures corresponding bits match activity (bus idle state) before attempting transmission.
in time during a given transmission a vole. When a activity (bus idle state) before attempting transmission. in time during a given transmission cycle. When a node
 Multiple Access: Every node on the bus has equal access transmits a recessive bit on the bus but detects a **Multiple Access:** Every node on the bus has equal access transmits a recessive bit on the bus, but detects a dominant to the bus for transmitting. to the bus for transmitting.
Collision Detection: Collisions occur if two nodes attempt immediately ceases transmission and becomes a receiver **Collision Detection:** Collisions occur if two nodes attempt immediately ceases transmission and becomes a receiver.
It will then weit far the port bue idle atate and etternt to reto transmit at the same time.
Collision Resolution: Collisions are resolved by bitwise
Collision Resolution: Collisions are resolved by bitwise
Franchill Fugging Linuar priority message will gain access to the bus. Figure 7 shows an example of how this works for a frame with a standard identifier

Figure 7. Bitwise Arbitration.

The CAN protocol supports a broad range of bit rates, from a
few kHz up to 1MHz (**Note:** the minimum bit rate of the HI-3110 is lillustrated in figure 8. The HI-3110 fixes the Sync Seg at
3110 is limited to 40kHz by the pe it's own oscillator frequency, $f_{\rm osc}$. This is done by generating a time quanta (TQ) clock, whose period t_{ro} is related to the **Synchronization Segment (Sync Seg)** oscillator frequency by a Baud Rate Prescaler value, BRP as follows: The Sync Seg is the first segment of the bit time and is used

$$
t_{\text{TQ}} = 2 \cdot \text{BRPIf}_{\text{osc}} \tag{1}
$$

The TQ clock is used to construct the bit time in terms of time **Propagation Time Segment (Prog Seg)** quanta, such that one time quantum, Tq, equals one TQ

$$
BR = 1/t_{b} \tag{2}
$$

Therefore, the nominal bit rate is related to the TQ clock period by the following relationship

 $BR = 1/(t_{\rm ro} x$ (number of time quanta per bit)) (3)

BIT TIMING The CAN standard divides the bit time into four segments, namely, synchronization segment (Sync Seg), propagation

to synchronize the various nodes on the bus. A bit edge is expected to occur within the Sync Seg.

clock period, t_{TO} , as shown in figure 8 below.
The Prog Seg is used to compensate for physical delays on
The CAN system nominal bit rate (BR) is defined in terms of
the bus which include signal propagation delay tim The CAN system nominal bit rate (BR) is defined in terms of the bus, which include signal propagation delay time on the the nominal bit time, t_{he} as bus and internal node delay times. For two nodes A and B communicating on the bus, Prog Seg must be greater than or equal to the sum of both nodes internal delays plus twice the bus line propagation delay between the two nodes.

Figure 8. CAN Bit Time

Phase Buffer Segment 1 and Phase Buffer frame. **Segment 2 (Phase Seg1 and Phase Seg2) Re-synchronization** results in the shortening or

phase errors on the bus. Phase Seg1 can be lengthened or
Phase Seg2 can be shertned during the re-synchronization re-synchronization. For e>0, Phase Seg 1 is lengthened by Phase Seg2 can be shortened duringthe re-synchronization Fe-synchronization. **For e > 0**, Phase Seg 1 is lengthened by Phase Seg 1 is lengthened by Phase Seg 1 is lengthened by the HI 2110 see that the bit time. The magnit bit period automatically by the HI-3110 so that the bit time
 For e < 0, Phase Seg 2 is shortened by the magnitude of the
 For e < 0, Phase Seg 2 is shortened by the magnitude of the **For e < 0**, Phase Seg 2 is shortened b
by the langthening (explortening) can acquiring at hyproduced by phase error, up to a maximum of SJW. by which the lengthening (or shortening) can occur is set by the **re-synchronization jump width (SJW),** explained in more detail below. **Examples**

logic level is interpreted. It is located at the end of Phase $\frac{15eg2-21}{SU(1 - 11a)}$ Seg1. The HI-3110 also allows three sample points to be
taken. In this case, two other sample points are taken prior
to the end of Phase Seg1 (at one-half TQ intervals) and the
thence, $1Tq = 1\mu s$. Using equation (1) => B value of the bit is determined by a majority decision. Three **2) CAN bit rate (BR) = 1MHz, f_{osc} = 32MHz.**
sample points are typically only used at low bit rates. **Note:** Assume sample point (at end of TSeg1) will occur ARING 825 states that there shall be only one sample per bit, bit time. For Sync Seg = 1Tq, then TSeg1 = 11Tq and TSeg2
- ATg, Therefore, total bit time will be 16Tg. Chose S IW –

The time required for the logic to determine the bit level of a
sampled bit is known as the **information processing time** $\frac{1}{10}$ and $\frac{1}{10}$ and $\frac{1}{10}$ and $\frac{1}{10}$ and $\frac{1}{10}$ and $\frac{1}{10}$ and $\frac{1}{10}$ sampled bit is known as the **information processing time** 1Tq = 62.5ns. Using equation (1) => BRP = 1. **(IPT)**. According to the standard, IPT can be up to 2Tq. Since Phase Seg2 occurs after the sample point, Phase **Note:** Choosing the sample point at 75% of the bit time is a
Seg2 must be greater than or equal to the worst case IPT requirement of ARINC 825. The oscillator frequenc Seg2 must be greater than or equal to the worst case IPT requirement of ARINC 825. The oscillator frequency must
he chosen such that a valid value of BPP (integer) can

If a bit edge occurs within the Sync Seg as expected, there is no phase error $(e = 0)$. However, if an edge occurs outside Sync Seg, a phase error is deemed to have occurred. If the edge occurs after Sync Seg (edge occurs "late"), the phase error is positive $(e > 0)$, whereas if the edge occurs before Sync Seg (edge occurs "early"), the phase error is negative $(e < 0)$.

Synchronization

Synchronization is carried out only on recessive-todominant bit edges and is used to ensure the bit times of all nodes on the bus are synchronized. This is necessary for arbitration and message acknowledgment to function properly. Only one synchronization can occur per bit time.

Hard synchronization forces the bit edge to lie within the Sync Seg, regardless of the phase error. Hard synchronization only occurs on reception of the start of a

The phase buffer segments are used to compensate for

sample point is shifted with respect to the edge causing the

sample point is shifted with respect to the edge causing the

1) CAN bit rate (BR) = 125kHz, f_{osc} = 12MHz.
Assume sample point (at end of TSeg1) will occur at 75% of The sample point is the point in the bit time at which the bit $\frac{b}{1}$ bit time. Hence, for Sync Seg = 1Tq, TSeg1 = 5 Tq and $\frac{b}{1}$ Interval is interpreted. It is loosted at the end of Phaee. TSeg2 = 2Tq. Therefore,

 $=$ 4Tq. Therefore, total bit time will be 16Tq. Chose SJW =

be chosen such that a valid value of BRP (integer) can generate the TQ clock (e.g. in example 2 above, using a lower oscillator frequency than 32MHz results in BRP < 1). **Phase Errors (e)**

REGISTERS

This section describes the HI-3110 registers. All register bits are active high. Unless otherwise indicated, all registers are reset in software to the logic zero condition after Master Reset. For all registers, bit 7 is the most significant:

Note: bit value in two SPI data bytes. Free-running counter registers, TIMERUB:TIMERLB are read with a single SPI Op-code (0xFA) as a 16-

Power-On-Reset

Following power-on, the HI-3110 will automatically perform a Master Reset and return all registers to the default state. Following reset, the device will default to Initialization Mode to allow programming of Control and Bit Timing Registers (see following sections).

Г

TRANSMIT ERROR COUNTER REGISTER: TEC

I

ERROR REGISTER: ERR

(Read only) (Read, SPI Op-code 0xDC)

The ERR register indicates CAN bus status and protocol errors. It is read only. All bits default to 0 at power up and maintain their current status following reset. Bits 4:0 are reset following a host read.

INTERRUPT FLAG REGISTER: INTF

(Read only) (Read, SPI Op-code 0xDE)

The Interrupt Flag Register INTF bits will be set by HI-3110 when the corresponding related events described below occur. If individual bits in the Interrupt Enable Register INTE are set, the INT pin will be latched high when any of the corresponding INTF bits are set. This alerts the host that one of the conditions below has occurred. Reading this register will clear all bits and reset the INT pin. The value of individual bits in the INTF register may also be reflected on the GP1 and GP2 pins by setting the correct bit combinations in the General Purpose Pins Enable Register GPINE (see section General Purpose Pins Enable Register).

INTERRUPT ENABLE REGISTER: INTE

(Write SPI Op-code 0x1C) (Read, SPI Op-code 0xE4)

Setting bits in the Interrupt Enable Register causes a hardware interrupt to be generated at the INT pin when the corresponding bits in the Interrupt Flag Register are set by HI-3110 as a result of the related events described below.

STATUS FLAG REGISTER: STATF

(Read-only) (Read, SPI Op-code 0xE2)

The Status Flag Register STATF bits will be set by HI-3110 when the corresponding related events described below occur. Unlike the Interrupt Flag Register, reading this register will NOT clear all bits. These bits are reset automatically by HI-3110 when the described status for each bit changes (e.g. if TXMTY is set and a message is loaded to the transmit FIFO, TXMTY will be automatically cleared by HI-3110). If individual bits in the Status Flag Enable Register STATFE are set, the STAT pin will pulse high when any of the enabled STATF bits are set. The value of individual bits in the STATF register may also be reflected on the GP1 and GP2 pins by setting the correct bit combinations in the General Purpose Pins Enable Register GPINE.

STATUS FLAG ENABLE REGISTER: STATE

(Write, SPI Po-code 0x1E) (Read, SPI Op-code 0xE6)

Setting bits in the Status Flag Enable Register causes the STAT pin to go high when any of the corresponding bits in the Status Flag Register are set by HI-3110 as a result of the related events described below.

SERIAL PERIPHERAL INTERFACE

SERIAL PERIPHERAL INTERFACE (SPI) BASICS

(\overline{CS}) pin, and is accessed via a three-wire interface
consisting of Serial Data Input (SI) from the host. Serial consisting of Serial Data Input (SI) from the host, Serial SCK in multiples of 8 clocks. A rising edge on CS chip The HI-3110 uses an SPI synchronous serial interface for host access to internal registers and data FIFOs. Host serial communication is enabled through the Chip Select Data Output (SO) to the host and Serial Clock (SCK). All select terminates the serial transfer and reinitializes the

The SPI (Serial Peripheral Interface) protocol specifies into the device SI pin is discarded. master and slave operation; the HI-3110 operates as an SPI slave.

The SPI protocol defines two parameters, CPOL (clock polarity) and CPHA (clock phase). The possible CPOL-CPHA combinations define four possible "SPI Modes". Without describing details of the SPI modes, the HI-3110 operates in mode 0 where input data for each device (master and slave) is clocked on the rising edge of SCK, and output data for each device changes on the falling edge (CPHA = 0 , CPOL = 0). Be sure to set the host SPI logic for mode 0.

bytes. Once CS chip select is asserted, the next 8 rising As seen in Figure 9, SPI Mode 0 holds SCK in the low state when idle. The SPI protocol transfers serial data as 8-bit

edges on SCK latch input data into the master and slave devices, starting with each byte's most-significant bit. The HI-3110 SPI can be clocked at 20 MHz.

Multiple bytes may be transferred when the host holds $\overline{\text{CS}}$ read / write cycles are completely self-timed. Hunder the State HI-3110 SPI for the next transfer. If CS goes high before a (low after the first byte transferred, and continues to clock full byte is clocked by SCK, the incomplete byte clocked

> In the general case, both master and slave simultaneously send and receive serial data (full duplex), per Figure 9 below. However the HI-3110 operates half duplex, maintaining high impedance on the SO output, except when actually transmitting serial data. When the HI-3110 is sending data on SO during read operations, activity on its SI input is ignored. Figures 10 and 11 show actual behavior for the HI-3110 SO output.

Figure 9. Generalized Single-Byte Transfer Using SPI Protocol Mode 0

HOST SERIAL PERIPHERAL INTERFACE, cont.

For the HI-3110, each SPI read or write operation begins Tables 2 - 5 define the required number of bytes for each with an 8-bit command byte transferred from the host to the instruction. device after assertion of CS. Since HI-3110 command byte reception is half-duplex, the host discards the dummy byte Note: SPI Instruction op-codes not shown in Tables 2 - 5 it receives while serially transmitting the command byte. are "reserved" and must not be used. Further, these op-

Figures 10 and 11 show read and write timing as it appears for a single-byte and dual-byte register operation. The command byte is immediately followed by a data byte comprising the 8-bit data word read or written. For a single register read or write, \overline{CS} is negated after the data byte is transferred.

HI-3110 SPI COMMANDS Multiple byte read or write cycles may be performed by transferring more than one byte before CS is negated.

codes will not provide meaningful data in response to read
commands.

Two instruction bytes cannot be "chained"; CS must be negated after the command, then reasserted for the following Read or Write command.

when allowed by the SPI instruction. Each byte needs 8 SCK clocks.

Figure 11. 2-Byte Write example

Table 1. SPI Instruction Set

Table 1. SPI Instruction Set (cont.)

Table 1. SPI Instruction Set (cont.)

HI-3110 Transmit Buffer LOADING THE TRANSMIT FIFO VIA SPI

FIFO which allows transmission of up to eight messages. instruction is illustrated in Table 2. The host simply needs to FIFO wisker in SPI issue the SPI write command 0x12 followed by the SPI data Messages are loaded to the transmit FIFO via SPI issue the SPI write command 0x12 followed by the SPI data
instruction, Similarly an SPI instruction resets (clears) the field as described in Table 2. For standard frames, t instruction. Similarly, an SPI instruction resets (clears) the field as described in Table 2. For standard frames, the SPI instruction resets (clears) the data field has the format shown in Table 2(a). For extended

automatically sent if the bus is available. If TXEN is not automatically assumed to be equal to 8). The user has the
Anabled, messages will not be sent until TXEN is set. If antion of assigning a unique message tag to each enabled, messages will not be sent until TXEN is set. If option of assigning a unique message tag to each message
TXEN is reset, a single message may also be sent by setting which can be used later to identify successfully TXEN is reset, a single message may also be sent by setting which can be used later to identify successfully transmitted

next message to be transmitted (or current message trying to gain access to the bus) is loaded from the FIFO to the Transmit Buffer. This will happen automatically if TXEN or

If the bus is available, the message is sent. The transmission can be aborted at any time using the Abort

Transmission SPI command (see Table 1). Care should be

exercised when using the command as it may cause other

nod TXEN bit in CTRL1 (or pulling TXEN pin low). In this case,

generated at the INT pin if enabled in the Interrupt Enable Register (bit BUSERRIE = 1). If there is an error, the current message stays in the Transmit Buffer for automatic re-transmission in accordance with the CAN protocol.

NOTE: If OSM is set, re-transmission will NOT be attempted upon loss of arbitration or message error. The existing message will remain in the FIFO. If the user requires a new message on the next transmission cycle, the FIFO must be cleared using SPI command 0x54 and re-loaded with the new message.

The transmit FIFO holds up to 8 messages and is loaded via The HI-3110 transmit buffer consists of an eight message SPI instruction (see Table 1). The data format for the SPI
FIFO which allows transmission of up to eight messages. instruction is illustrated in Table 2. The host si frames, the SPI data field has the format shown in Table 2(b). Transmission from the FIFO is enabled by asserting the

TXEN \overline{L} TXEN pin or setting the TXEN bit in CTRL1. If TXEN

transmission is enabled, all loaded messages are

automatically setting the publically assumed to b messages from the transmit history FIFO. One frame at a time can be loaded to the transmit FIFO using SPI command **MESSAGE TRANSMISSION SEQUENCE** 0x12. The byte format should be as shown in Table 2 and A simplified transmission flow is illustrated in Figure 9. The \overline{CS} pin should remain low during the entire SPI sequence.

Transmit Buffer. This will happen automatically if TRANSMIT HISTORY FIFO
TX1M are set in CTRL1. The Transmit History FIFO can optionally be used by the
If the busic available, the message is sent The host to keep a record

the current message will be completed and any remaining

messages in the transmit FIFO will not be transmitted.

If the current message transmission goes ahead, two things

can happen:

a) The message is successful, and th

The transmit history FIFO is updated (see below).

b) The message is not successful due to lost arbitration or

i. Lost Arbitration: If arbitration is lost, the current

i. Lost Arbitration: If arbitration is lost, the cur

HI-3110 Transmit Message Flow Diagram

Figure 12. Simplified Transmission Flow Diagram Figure 12. Simplified Transmission Flow Diagram

Table 2. SPI Transmit Data Format

 *** Note:** The Message Tag is a host-assigned identifier that is stored along with a time tag in the Transmit History FIFO. It can be used by the host to log successfully transmitted messages at a later time.

Table 2. SPI Transmit Data Format

*** Note:** The Message Tag is a host-assigned identifier that is stored along with a time tag in the Transmit History FIFO. It can be used by the host to log successfully transmitted messages at a later time.

Table 3. Transmit History FIFO Data Format

The HI-3110 has an extremely flexible receive buffer and ID filter scheme. **Acceptance filters and masks may only be programmed when the device is in Initialization Mode.** Following reset, all eight filter and mask registers should be The basic concept is shown in figure 13. All valid received messages (both standard or extended frames) are stored in **reset, filter and mask bits are not reset**, therefore the
the temperary reseive buffer before passing through the **FILTON** bit may be set to enable filtering using the temporary receive buffer before passing through the FILTON bit may be set the temporary receive buffer mask and filter values. using SPI commands 0x42 or 0x44 (see table 1). The filter bank must be enabled by setting the FILTON bit in Control **READING THE RECEIVE BUFFERS VIA SPI**
Register, CTRL1. The default after reset is FILTON = 0, Table 1 summarizes the SPI instructions fo Register, CTRL1. The default after reset is FILTON = 0, Table 1 summarizes the SPI instructions for reading the
which disables the filter bank and stores every valid receive buffers. The host has a choice of retrieving a which disables the filter bank and stores every valid receive buffers. The host has a choice of retrieving a message received in the FIFO. With filtering enabled, it is message with a 16-bit time tag or not. The receive da possible to filter up to eight extended identifiers plus the first format is shown in Table 5. The first data byte identifies
two associated data bytes Any filtered messages will be whether the frame was standard or extend two associated data bytes. Any filtered messages will be whether the frame was standard or extended format and the
FILHIT2:0 bits identify which filter passed the message;
reserved to the receive EIEO. The to eight message passed to the receive FIFO. Up to eight messages can be
stored in the receive FIFO. All valid received messages
have a 16-bit time tag appended following transmission of
the ACK bit. The user can decide to retrieve the tim

FILTER AND MASK ID FORMAT the SPI sequence.

The HI-3110 allows filtering of up to 8 unique extended frames with the first two data bytes. Filtering is enabled by setting the FILTON bit in Control Register 1, CTRL1. It the FILTON bit is not set, then filtering is globally disabled and all CAN IDs are accepted.

There is a specific SPI instruction for loading and reading each filter and mask. The format is the same for both standard and extended IDs and is shown in Table 4. Bits

HI-3110 Receive Buffers and Frame Specific to Extended IDs should be written as zeros for Standard IDs. The filter mechanism works by comparing the **Acceptance Filters Acceptance Filters Acceptance Filters filter ID** to the CAN message ID. If the corresponding bit in the mask ID is logic one, then the CAN ID bit must match the filter ID for acceptance to occur. If a mask ID bit is logic zero, **RECEIVE BUFFERS** then acceptance will occur regardless of the value of the The HI-3110 has an extremely flexible receive buffer and ID CAN ID bit. In this case, the filter bits are don't care.

message with a 16-bit time tag or not. The receive data format is shown in Table 5. The first data byte identifies If the received data does not contain an 8 byte payload (8). data bytes), the HI-3110 will pad the remaining data bytes with zeros. The host should keep \overline{CS} low for the duration of

Message not stored

Table 4. SPI Filter and Mask ID Format

Table 5. SPI Receive Data Format

TIMING DIAGRAMS

ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to Gnd = 0V)

NOTES:

1. Human Body Model (HBM).

2. Junction Temperature TJ is defined as TJ = TAMB + P × Rth, where TAMB is the ambient or operating temperature, P is the power dissipation and Rth is a fixed thermal resistance value which depends on the package and circuit board mounting conditions.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

VLOGIC = $3.3V$ or $5V$, VDD = $5V$. Operating temperature range (unless otherwise noted).

DC ELECTRICAL CHARACTERISTICS (ctd.)

VLOGIC = $3.3V$ or $5V$, VDD = $5V$. Operating temperature range (unless otherwise noted).

AC ELECTRICAL CHARACTERISTICS

 VLOGIC = VDD = 5V. Operating temperature range (unless otherwise noted).

AC ELECTRICAL CHARACTERISTICS (ctd.)

 VLOGIC = 3.3V, VDD = 5V. Operating temperature range (unless otherwise noted).

Figure 14. CAN Bus Driver Circuit

Figure 15. CAN Bus Driver (Dominant) Test Circuit

Figure 16. CAN Bus Driver Short-Circuit Test

Figure 17. Split-Termination Connection

Figure 18. CAN Bus Receiver Common Mode Voltage Test

 $R = 1.5 M\Omega$, C1 = C2 = 10pF typ.

Figure 19. Suggested Crystal Oscillator Circuit

ADDITIONAL PACKAGE CONFIGURATIONS AND PINOUTS

18-Pin Plastic SOIC - WB Package18-Pin Plastic SOIC - WB Package

44 Pin Plastic QFN, 7mm x 7mm

44 Pin Plastic QFN, 7mm x 7mm

ORDERING INFORMATION

REVISION HISTORY

DS3110 Rev. L HOLT INTEGRATED CIRCUITS 54