


#### **FEBURARY 2020**

# 1024Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

#### **KEY FEATURES**

- High-speed access time: 45ns, 55ns
- CMOS low power operation
  - Operating Current: 35mA (max.)
  - CMOS standby Current: 5.5uA (typ.)
- TTL compatible interface levels
- Single power supply
  - -1.65V-2.2V VDD (IS62/65WV102416GALL)
  - 2.2V-3.6V VDD (IS62/65WV102416GBLL)
- Three state outputs
- Commercial, Industrial and Automotive
  temperature support
- Lead-free available

## **FUNCTIONAL Block Diagram**



#### DESCRIPTION

The *ISSI* IS62/65WV102416GALL/BLL are high-speed, low power, 16M bit static RAMs organized as 1024K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology.

This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices. When CS1# is HIGH (deselected) or when CS2 is LOW (deselected) or when CS1# is LOW, CS2 is HIGH and both LB# and UB# are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE#) controls both writing and reading of the memory. A data byte allows Upper Byte (UB#) and Lower Byte (LB#) access.

The device supports 16 I/Os when BYTE# is High, and 8 I/Os when BYTE# is Low. In x8 mode, UB#, LB#, and I/O8~I/O14 are not used, and I/O15 becomes A20.

The IS62/65WV102416GALL/BLL are packaged in the JEDEC standard 48-Pin TSOP (TYPE I)

Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

# IS62WV102416GALL/BLL IS65WV102416GALL/BLL



## **PIN CONFIGURATIONS**

# 48-Pin TSOP (TYPE I)

A15 🗖 1 🌑	48 A16
A14 2 2	47 BYTE#
A13 3	46 🗌 vss
A12 4	45 I/O15/A20
A11 5	44 🗍 1/07
A10 🗌 6	43 🗍 I/014
A9 🗌 7	42 1/06
A8 🗌 8	41 🗍 I/013
A19 🔲 9	40 🔲 1/05
NC 🗌 10	39 🔲 I/O12
WE# 🔲 11	38 🔲 1/04
CS2 12	37 🗌 VDD
NC [] 13	36 🔲 1/011
UB# 14	35 1/03
LB#15	34 🔲 1/010
A18 16	33 //02
A17 🔄 17	32 🔲 1/09
A7 🔄 18	31 🔄 1/01
A6 19	30 📃 1/08
A5 🔄 20	29 1/00
A4 21	28 OE#
A3 22	27 VSS
A2 23	26 CS1#
A1 24	25 A0

## **PIN DESCRIPTIONS**

A0-A19	Address Inputs
I/00-I/014	Data Inputs/Outputs
I/O15/A20	I/O15, when used in a x16 mode, A20 when used in a x8 mode.
CS1#, CS2	Chip Enable Inputs
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
BYTE#	Must be tied to VDD to use as x16 or VSS to use as x8. UB#,LB#, I/O 8~I/O14 are not used and I/O 15 become A20 in x8 mode.
NC	No Connection
Vdd	Power
VSS	Ground



# **FUNCTION DESCRIPTION**

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different operating modes supported. Each function is described below with Truth Table. The device supports x16 mode and x8 mode, based on BYTE# condition. Following descriptions are based on x16 mode.

#### STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

#### WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

#### **READ MODE**

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	I/00-I/07	I/08-I/015	VDD Current
	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Not Selected	Х	L	Х	Х	Х	Х	High-Z	High-Z	ISB2
	Х	Х	Х	Х	Н	Н	High-Z	High-Z	
Output Disabled	L	Н	Н	Н	L	Х	High-Z	High-Z	ICC,ICC1
Output Disabled	L	Н	Н	Н	Х	L	High-Z	High-Z	100,1001
	L	Н	Н	L	L	Н	DOUT	High-Z	
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC,ICC1
	L	Н	Н	L	L	L	DOUT	DOUT	
	L	Н	L	Х	L	Н	DIN	High-Z	
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC,ICC1
	L	Н	L	Х	L	L	DIN	DIN	

## TRUTH TABLE<sup>(1)</sup>

Note

1. The truth table is based on x16 mode, and UB#, LB#, and IO8~I/O15 are not used in x8 mode when BYTE# is Low. Also I/O 15 becomes A20 in x8 mode.

# ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> + 0.5V	V
Vdd	VDD Related to GND	-0.3 to 4.0	V
tStg	Storage Temperature	-65 to +150	°C
P⊤	Power Dissipation	1.0	W

Notes:

2. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING RANGE**<sup>(1)</sup>

Range	Ambient Temperature	PART NUMBER	SPEED (MAX)	VDD(MIN)	VDD(TYP)	VDD(MAX)
Commercial	0°C to +70°C		55 ns	1.65V	1.8V	2.2V
Industrial	-40°C to +85°C	~ALL	55 ns	1.65V	1.8V	2.2V
Automotive	-40°C to +125°C	-	55 ns	1.65V	1.8V	2.2V
Commercial	0°C to +70°C		45ns	2.2V	3.0V	3.6V
Industrial	-40°C to +85°C	~BLL	45ns	2.2V	3.0V	3.6V
Automotive	-40°C to +125°C		55ns	2.2V	3.0V	3.6V

Note:

1. Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

#### PIN CAPACITANCE <sup>(1)</sup>

Parameter	Symbol	Test Condition	Мах	Units
Input capacitance	CIN		6	pF
DQ capacitance (IO0–IO15)	CI/O	$T_A = 25^{\circ}C$ , f = 1 MHz, $V_{DD} = V_{DD}(typ)$	8	pF

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

#### THERMAL CHARACTERISTICS (1)

Parameter	Symbol	Rating	Units
Thermal resistance from junction to ambient (airflow = 1m/s)	Reja	TBD	°C/W
Thermal resistance from junction to pins	Rejb	TBD	°C/W
Thermal resistance from junction to case	Rejc	TBD	°C/W

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.




## AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)	
Input Pulse Level	0V to V <sub>DD</sub>	0V to V <sub>DD</sub>	
Input Rise and Fall Time	1V/ns	1V/ns	
Output Timing Reference Level	0.9V	1⁄2 V <sub>DD</sub>	
R1	13500	1005	
R2	10800	820	
VTM	1.8V	V <sub>DD</sub>	
Output Load Conditions	Refer to Figure 1 and 2		

## **OUTPUT LOAD CONDITIONS FIGURES**

**FIGURE 1** 







## DC ELECTRICAL CHARACTERISTICS

# IS62(5)WV102416GALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = 1.65V $\sim$ 2.2V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.4	—	V
Vol	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	—	0.2	V
$V_{IH}^{(1)}$	Input HIGH Voltage		1.4	V <sub>DD</sub> + 0.2	V
$V_{IL}^{(1)}$	Input LOW Voltage		-0.2	0.4	V
lι	Input Leakage	GND < VIN < VDD	-1	1	μA
LO	Output Leakage	$GND < V_{IN} < V_{DD}$ , Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

# IS62(5)WV102416GBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = 2.2V $\sim$ 3.6V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$2.2 \le V_{DD} < 2.7, I_{OH} = -0.1 \text{ mA}$	2.0	—	V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OH} = -1.0 \text{ mA}$	2.4	—	V
Vol	Output LOW Voltage	$2.2 \le V_{DD} < 2.7, I_{OL} = 0.1 \text{ mA}$	—	0.4	V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OL} = 2.1 \text{ mA}$	_	0.4	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	$2.2 \le V_{DD} < 2.7$	1.8	V <sub>DD</sub> + 0.3	V
		$2.7 \leq V_{DD} \leq 3.6$	2.0	V <sub>DD</sub> + 0.3	V
VIL <sup>(1)</sup>	Input LOW Voltage	$2.2 \le V_{DD} < 2.7$	-0.3	0.6	V
		$2.7 \leq V_{DD} \leq 3.6$	-0.3	0.8	V
ILI	Input Leakage	GND < VIN < VDD	-1	1	μA
ILO	Output Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub> , Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.

# IS62(5)WV102416GALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade		Typ <sup>(1)</sup>	Max	Unit
	V <sub>DD</sub> Dynamic	V <sub>DD</sub> = V <sub>DD</sub> (max), I <sub>OUT</sub> = 0mA,	Сог	n.	-	35	
ICC	Operating Supply	$f = f_{max}$ ,	Inc		-	35	mA
Current		Auto	. A3	-	35		
V <sub>DD</sub> Static ICC1 Operating Supply		Cor	n.	-	5		
	Operating Supply Current	$V_{DD} = V_{DD}(max), I_{OUT} = 0mA, f = 0$	Ind.		-	5	mA
			Auto. A3		-	5	
	CMOS Standby Current (CMOS Inputs)	$V_{DD} = V_{DD}(max), f = 0,$ CS1# $\geq V_{DD} - 0.2V \text{ or}$		25°C	5.5	9(2)	
			Com.	40°C	6.0	10 <sup>(2)</sup>	
ISB2		CS2 < 0.2V or		70°C	7.5	14	μA
		(LB# and UB#) ≥ $V_{DD}$ - 0.2V, VIN ≤ 0.2V or VIN ≥ $V_{DD}$ - 0.2V	Ind.	85°C	10.5	20	
			Auto. A3	125°C	25	55	

Notes:

1. Typical value indicates the value for the center of distribution at VDD=VDD (Typ.), and not 100% tested.

2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested

# IS62(5)WV102416GBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade		Typ <sup>(1)</sup>	Max	Unit	
ICC	V <sub>DD</sub> Dynamic Operating Supply	$V_{DD} = V_{DD}(max), I_{OUT} = 0mA,$ f = f <sub>max.</sub>	Cor Inc		-	35 35	mA	
	Current	i – imax,	Auto.	A3	-	35		
	V <sub>DD</sub> Static	V <sub>DD</sub> Static		Cor	n.	-	5	
ICC1 Operating S	Operating Supply	$V_{DD} = V_{DD}(max), I_{OUT} = 0mA,$ f = 0	Ind.		-	5	mA	
	Current		Auto. A3		-	5		
	CMOS Standby			25°C	5.5	9(2)		
		$V_{DD} = V_{DD}(max), f = 0,$ CS1# $\geq$ V_DD - 0.2V or	Com.	40°C	6.0	10 <sup>(2)</sup>		
ISB2	Current (CMOS	CS2 < 0.2V or		70°C	7.5	14	μA	
	Inputs)	(LB# and UB#) ≥ $V_{DD}$ - 0.2V, VIN ≤ 0.2V or VIN ≥ $V_{DD}$ - 0.2V	Ind.	85°C	10.5	20		
			Auto. A3	125°C	25	55		

Notes:

1. Typical value indicates the value for the center of distribution at VDD=VDD (Typ.), and not 100% tested.

2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested



## AC CHARACTERISTICS<sup>(6)</sup> (OVER OPERATING RANGE)

#### **READ CYCLE AC CHARACTERISTICS**

Parameter	Symbol	45ns		55ns		unit	notoo
Farameter	Symbol	Min	Max	Min	Max	umit	notes
Read Cycle Time	tRC	45	-	55	-	ns	1,5
Address Access Time	tAA	-	45	-	55	ns	1
Output Hold Time	tOHA	10	-	10	-	ns	1
CS1#, CS2 Access Time	tACS1/ACS2	-	45	-	55	ns	1
UB#, LB# Access Time	tBA	-	45	-	55	ns	1
OE# Access Time	tDOE	-	20	-	25	ns	1
OE# to High-Z Output	tHZOE	-	15	-	20	ns	2
OE# to Low-Z Output	tLZOE	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS	-	15	-	20	ns	2
CS1#, CS2 to Low-Z Output	tLZCS	10	-	10	-	ns	2
UB#, LB# to High-Z Output	tHZB	-	15	-	20	ns	2
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	ns	2

## WRITE CYCLE AC CHARACTERISTICS

Parameter	Symbol	45ns		55ns		unit	nataa
Parameter		Min	Max	Min	Min	unit	notes
Write Cycle Time	tWC	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS1/SCS2	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	35	-	40	-	ns	1,3
UB#,LB# to Write End	tPWB	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	ns	1,3
WE# Pulse Width	tPWE	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	20	-	25	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	15	-	20	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	5	-	5	-	ns	2,3

Notes:

1. Tested with the load in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.

3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

4. tPWE > tHZWE + tSD when OE# is LOW.


5. Address inputs must meet V<sub>IH</sub> and V<sub>IL</sub> SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.

6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.




# Timing Diagram


## READ CYCLE NO. 1<sup>(1)</sup> (ADDRESS CONTROLLED, CS1# = OE# = UB# = LB# = LOW, CS2 = WE# = HIGH)



Notes:

1. The device is continuously selected.






#### Notes:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.




#### WRITE CYCLE NO.1<sup>(1,2)</sup> (CS1#, CS2 CONTROLLED, OE# = HIGH OR LOW)



#### Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.


#### WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)



Notes:

<sup>1.</sup> tHZOE is the time DOUT goes to High-Z after OE# goes high.

<sup>2.</sup> During this period the I/Os are in output state. Do not apply input signals.




#### WRITE CYCLE NO. 3<sup>(1)</sup> (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)

Notes:

1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.



# WRITE CYCLE NO. 4<sup>(1, 2, 3)</sup> (UB# & LB# Controlled, OE# = LOW)



Notes:

- 1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
- 3. WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered.



### **DATA RETENTION CHARACTERISTICS**


Symbol	Parameter	Test Condition		Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Unit
V <sub>DR</sub>	VDD for Data Retention	See Data Retention Waveform		1.5	-	-	V
		$V_{DD} = V_{DR}$ (min),	25°C	-	5.5	13	
IDR Data Retention Current	$\begin{array}{l} \text{CS1\#} \geq V_{\text{DD}} - 0.2 \text{V or } \text{CS2} \leq 0.2 \text{V or} \\ \text{(LB\# and UB\#)} \geq V_{\text{DD}} - 0.2 \text{V}, \\ \text{VIN} \leq 0.2 \text{V or } \text{VIN} \geq V_{\text{DD}} - 0.2 \text{V} \end{array}$	85°C	-	-	19	uA	
		125°C	-	-	52		
$t_{SDR}$ <sup>(2)</sup>	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t <sub>RDR</sub>	Recovery Time	See Data Retention Waveform		tRC	-	-	ns

Notes:


Typical value indicates the value for the center of distribution at  $V_{DD} = V_{DR}$  (min.), and not 100% tested. VDD power down slope must be longer than 100 us/volt when enter into Data Retention Mode. 1.

2.

#### DATA RETENTION WAVEFORM (CS1# CONTROLLED)




#### DATA RETENTION WAVEFORM (CS2 CONTROLLED)





# DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)





# **ORDERING INFORMATION**

# IS62/65WV102416GALL (1.65V - 2.2V)

# Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV102416GALL-55TLI	TSOP (Type I), Lead-free

# AUTOMOTIVE RANGE (A3): -40°C TO +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV102416GALL-55CTLA3	TSOP (Type I), Copper Leadframe, Lead-free

# IS62/65WV51216GBLL (2.2V - 3.6V)

# Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV102416GBLL-45TLI	TSOP (Type I), Lead-free

# AUTOMOTIVE RANGE (A3): -40°C TO +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV102416GBLL-55CTLA3	TSOP (Type I), Copper Leadframe, Lead-free

# PACKAGE INFORMATION

