

HIGH SPEED 2K x 8 DUAL PORT STATIC RAM


7132SA/LA 7142SA/LA

Features

- High-speed access
 - Commercial: 20/35/55/100ns (max.)
 - Industrial: 25/55ns (max.)
 - Military: 25/35/55/100ns (max.)
- Low-power operation
 - IDT7132/42SA
 - Active: 325mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7132/42LA
 - Active: 325mW (typ.)
 - Standby: 1mW (typ.)

- MASTERIDT7132 easily expands data bus width to 16-or-more bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- ◆ BUSY output flag on IDT7132; BUSY input on IDT7142
- ◆ Battery backup operation —2V data retention (LA only)
- ◆ TTL-compatible, single 5V ±10% power supply
- Available in 48-pin DIP, LCC and Flatpack, and 52-pin PLCC packages
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



- IDT7132 (MASTER): BUSY is open drain output and requires pullup resistor of 270Ω. IDT7142 (SLAVE): BUSY is input.
- 2. Open drain output: requires pullup resistor of 270 Ω .

Description

The IDT7132/IDT7142 are high-speed 2K x 8 Dual-Port Static RAMs. The IDT7132 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7142 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter


a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48-pin LCCs, 52-pin PLCCs, and 48-lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


Pin Configurations (1,2,3)






- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. LC48 package body is approximately .57 in x .57 in x .68 in. FP48 package body is approximately .75 in x .75 in x .11 in.
- 4. This package code is used to reference the package diagram.

Pin Configurations^(1,2,3) (con't.)



NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- PDG48 package body is approximately .55 in x 2.43 in x .18 in.
 SB48 package body is approximately .62 in x 2.43 in x .15 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.



- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. PLG52 package body is approximately .75 in x .75 in x .17 in.
- 4. This package code is used to reference the package diagram.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to+125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

- 1. This is the parameter Ta. This is the "instant on" case temperature.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		6.0(2)	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

NOTES:

2692 tbl 02

1. VIL (min.) = -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +150	-65 to +150	°C
ЮИТ	DC Output Current	50	50	mA

2692 tbl 01

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated in
 the operational sections of the specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.

Capacitance⁽¹⁾ (TA = +25°C,f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	11	pF
Соит	Output Capacitance	Vout = 3dV	11	pF

- This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 3V to 0V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(1,5,8)}$ (Vcc = 5.0V ± 10%)

					7142	X20 ⁽²⁾ X20 ⁽²⁾ I Only	7142 Com	X25 ⁽⁷⁾ X25 ⁽⁷⁾ 'I, Ind ilitary	714 Con	2X35 2X35 n'l & itary	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
ICC	Dynamic Operating Current (Both Ports Active)	CEL = CER = VIL, Outputs Disabled f = fMAX ⁽³⁾	COM'L	SA LA	110 110	250 200	110 110	220 170	80 80	165 120	mA
		T = IMAX**/	MIL & IND	SA LA	_	_	110 110	280 220	80 80	230 170	
ISB1	$ \begin{array}{ll} \text{ISB1} & \text{Standby Current} \\ \text{(Both Ports - TTL} \\ \text{Level Inputs)} & \\ \hline \end{array} $	COM'L	SA LA	30 30	65 45	30 30	65 45	25 25	65 45	mA	
			MIL & IND	SA LA	_	-	30 30	80 60	25 25	80 60	
ISB2	Standby Current (One Port - TTL	CE"A" = VIL and CE"B" = VIH ⁽⁶⁾ Active Port Outputs Disabled f=fMAX ⁽³⁾	COM'L	SA LA	65 65	165 125	65 65	150 115	50 50	125 90	mA
	Level Inputs)	I=IMAX**/	MIL & IND	SA LA			65 65	160 125	50 50	150 115	
ISB3	Full Standby Current (Both Ports - All	\overline{CE} L and \overline{CE} R \geq VCC -0.2V VIN \geq VCC -0.2V or VIN \leq 0.2V, f = 0 ⁽⁴⁾	COM'L	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 4	mA
CMOS Level Inputs)	Civios Level inpuis)		MIL & IND	SA LA			1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	(One Port - All VIII	\overline{CE} "A" $\leq 0.2V$ and \overline{CE} "B" $\geq VCC$ -0.2V ⁽⁶⁾ $VIN \geq VCC$ - 0.2V or $VIN \leq 0.2V$	COM'L	SA LA	60 60	155 115	60 60	145 105	45 45	110 85	mA
	CMOS Level Inputs)	Active Port Outputs Disabled f = fMAX ⁽³⁾	MIL & IND	SA LA			60 60	155 115	45 45	145 105	

2692	thl	O4

									092 IDI 04a
					714 Con	2X55 2X55 n'l & tary	7142 Con	2X100 2X100 n'l & itary	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Unit
Icc	Current Outputs Disabled (Both Ports Active)	COM'L	SA LA	65 65	155 110	65 65	155 110	mA	
		MIL & IND	SA LA	65 65	190 140	65 65	190 140		
ISB1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	COM'L	SA LA	20 20	65 35	20 20	55 35	mA	
			MIL & IND	SA LA	20 20	65 45	20 20	65 45	
ISB2	Standby Current (One Port - TTL $\overline{CE}^*A^* = VL$ and $\overline{CE}^*B^* = VH^{(6)}$ Active Port Outputs Disabled		COM'L	SA LA	40 40	110 75	40 40	110 75	mA
	Level Inputs)	T=IMAX**/	MIL & IND	SA LA	40 40	125 90	40 40	125 90	
ISB3	Full Standby Current (Both Ports - All	$\overline{CE}L$ and $\overline{CE}R \ge VCC$ -0.2V $VN \ge VCC$ -0.2V or $VN \le 0.2V$, $f = 0^{(4)}$	COM'L	SA LA	1.0 0.2	15 4	1.0 0.2	15 4	mA
	CMOS Level Inputs)		MIL & IND	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	ISB4 Full Standby Current (One Port - All VN \geq VCc - 0.2V and $\overline{\text{CE}}$ 'B" \geq VCC - 0.2V $^{(6)}$ VN \geq VCC + 0.2V or VN \leq 0.2V Active Port Outputs Disabled $f = f\text{Max}^{(3)}$	e Port - All VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	COM'L	SA LA	40 40	100 70	40 40	95 70	mA
		MIL & IND	SA LA	40 40	110 85	40 40	110 80		

NOTES:

- 1. 'X' in part numbers indicates power rating (SA or LA).
- 2. PLCC Package only
- 3. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 5. Vcc = 5V, TA=+25°C for Typ and is not production tested. Vcc DC = 100mA (Typ)
- 6. Port "A" may be either left or right port. Port "B" is opposite from port "A".
- 7. Not available in DIP packages.
- 8. Industrial temperature: for specific speeds, packages and powers contact your sales office.

2692 tbl 04b



DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

• · · · • • ·	arran a ample y name	. g • · · · · · · g • (· · · · · · · · =	,				
			7132SA 7142SA		713 714		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	$V_{CC} = 5.5V,$ $V_{IN} = 0V$ to V_{CC}	_	10	-	5	μΑ
llo	Output Leakage Current	$\frac{\text{Vcc}}{\text{CE}} = 5.5\text{V},$ $\frac{\text{CE}}{\text{CE}} = \text{V}_{\text{IH}}, \text{ VouT} = 0\text{V to Vcc}$	_	10	_	5	μΑ
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	٧
VoL	Open Drain O <u>utput</u> Low Voltage (BUSY)	IoL = 16mA	_	0.5	_	0.5	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧

2692 tbl 05

2692 tbl 06

NOTE:

1. At $Vcc \le 2.0V$ leakages are undefined.


Data Retention Characteristics (LA Version Only)

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2.0V		2.0	_	_	٧
ICCDR	Data Retention Current	<u>CE</u> ≥ Vcc -0.2V	Mil. & Ind.		100	4000	μΑ
		V _{IN} ≥ Vcc -0.2V or	Com'l.		100	1500	μΑ
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	V _{IN} ≤ 0.2V		0	-		ns
tR ⁽³⁾	Operation Recovery Time			trc ⁽²⁾	_	_	ns

NOTES:

- 1. Vcc = 2V, Ta = +25°C, and is not production tested.
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed but not production tested.

Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

2692 tbl 07




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for thz, thz, twz, and tow) * Including scope and jig




Figure 3. BUSY AC Output Test Load

2692 drw 06

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(3,5)

•	ting remperature and Supply Voltaç	7132X20 ⁽²⁾ 7142X20 ⁽²⁾ Com'l Only		7132X25 ⁽²⁾ 7142X25 ⁽²⁾ Com'l, Ind & Military		7132X35 7142X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	DLE .							
trc	Read Cycle Time	20		25		35		ns
tAA	Address Access Time		20		25		35	ns
tace	Chip Enable Access Time		20		25		35	ns
taoe	Output Enable Access Time		11		12		20	ns
toн	Output Hold from Address Change	3	-	3		3		ns
tLZ	Output Low-Z Time ^(1,4)	0	-	0		0		ns
tHZ	Output High-Z Time ^(1,4)		10		10		15	ns
tpu	Chip Enable to Power Up Time ⁽⁴⁾	0		0		0		ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾	-	20		25	_	35	ns

2692 tbl 08a


2692 tbl 08b

		7132X55 7142X55 Com'l & Military		7132X100 7142X100 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYC	OLE CONTROL OF THE CO					
trc	Read Cycle Time	55		100		ns
taa	Address Access Time		55		100	ns
tace	Chip Enable Access Time		55		100	ns
taoe	Output Enable Access Time		25		40	ns
tон	Output Hold from Address Change	3		10		ns
tLZ	Output Low-Z Time ^(1,4)	5		5		ns
tHZ	Output High-Z Time ^(1,4)		25		40	ns
tpu	Chip Enable to Power Up Time (4)	0		0		ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾		50		50	ns


- 1. Transition is measured 0mV from Low or High-Impedance Voltage Output Test Load (Figure 2).
- 2. PLCC package only.
- 3. 'X' in part numbers indicates power rating (SA or LA).
- 4. This parameter is guaranteed by device characterization, but is not production tested.
- 5. Industrial temperature: for specific speeds, packages and powers contact your sales office.



Timing Waveform of Read Cycle No. 1, Either Side (1)



Timing Waveform of Read Cycle No. 2, Either Side (1)



- 1. $R/\overline{W} = VIH$, $\overline{CE} = VIL$, and is $\overline{OE} = VIL$. Address is valid prior to the coincidental with \overline{CE} transition LOW.
- 2. tbbb delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.
- 4. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
- 5. Timing depends on which signal is de-asserted first, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.

AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range^(5,6)


	The state of the s	7132X20 ⁽²⁾ 7142X20 ⁽²⁾ Com'l Only		7132X25 ⁽²⁾ 7142X25 ⁽²⁾ Com'l, Ind & Military		7132X35 7142X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE								
twc	Write Cycle Time ⁽³⁾	20		25	_	35		ns
tEW	Chip Enable to End-of-Write	15		20		30		ns
taw	Address Valid to End-of-Write	15		20		30		ns
tas	Address Set-up Time			0		0		ns
twp	Write Pulse Width ⁽⁴⁾	15		15		25		ns
twr	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	10		12		15		ns
tHZ	Output High-Z Time ⁽¹⁾		10		10		15	ns
tDH	Data Hold Time	0		0		0		ns
twz	Write Enable to Output in High-Z ⁽¹⁾		10		10		15	ns
tow	Output Active from End-of-Write (1)	0 - 0 - 0			0		ns	

2692 tbl 09


		7132X55 7132X100 7142X55 7142X100 Com'l & Com'l & Military Military			X100 n'l &	
Symbol	Parameter	Min. Max. Min. Max.			Max.	Unit
WRITE CYCLI	E					
twc	Write Cycle Time ⁽³⁾	55		100		ns
tew	Chip Enable to End-of-Write	to End-of-Write 40 —				ns
taw	Address Valid to End-of-Write	40		90		ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width ⁽⁴⁾	30		55		ns
twn	Write Recovery Time	0		0		ns
tow	Data Valid to End-of-Write	20		40		ns
tHZ	Output High-Z Time ⁽¹⁾		25	_	40	ns
tDH	Data Hold Time	0 — 0 —			ns	
twz	Write Enable to Output in High-Z ⁽¹⁾	30 40			40	ns
tow	Output Active from End-of-Write ⁽¹⁾	0 0			ns	

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.
- 2. PLCC package only.
- 3. For Master/Slave combination, two = tBAA + twP, since $R/W = V_{IL}$ must occur after tBAA.
- 4. If $\overline{\text{OE}}$ is LOW during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is High during a R/ $\overline{\text{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 5. 'X' in part numbers indicates power rating (SA or LA).
- 6. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)(1,5,8)



Timing Waveform of Write Cycle No. 2, (**CE** Controlled Timing)(1,5)



NOTES: 2692 drw 10

- 1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of \overline{CE} = VIL and R/ \overline{W} = VIL.
- 3. twn is measured from the earlier of \overline{CE} or R/ \overline{W} going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the $\overline{\text{CE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{R/W}}$ LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is LOW during a \overline{NW} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{NW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(7,8)

		7132X20 ⁽¹⁾ 7142X20 ⁽¹⁾ Com'l Only		7132X25 ⁽²⁾ 7142X25 ⁽²⁾ Com'l, Ind & Military		7132X35 7142X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY Timing	(For Master IDT7132 Only)							
tBAA	BUSY Access Time from Address		20		20	_	20	ns
tBDA	BUSY Disable Time from Address		20	1	20	1	20	ns
tBAC	BUSY Access Time from Chip Enable	_	20	_	20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable		20	1	20	1	20	ns
twdd	Write Pulse to Data Delay ⁽²⁾		50		50	_	60	ns
twн	Write Hold After BUSY ⁽⁶⁾	12	_	15	_	20	_	ns
todo	Write Data Valid to Read Data Delay (2)		35		35		35	ns
taps	Arbitration Priority Set-up Time ⁽³⁾	5		5		5		ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾		25		35		35	ns
BUSY Timing (For Slave IDT7142 Only)								
twB	Write to BUSY Input ⁽⁵⁾	0		0		0		ns
twн	Write Hold After BUSY ⁽⁶⁾	12		15		20	_	ns
twdd	Write Pulse to Data Delay ⁽²⁾		40		50	_	60	ns
todo	Write Data Valid to Read Data Delay(2)	_	30	_	35	_	35	ns


						2692 tbl 11a		
		7132X55 7132X100 7142X55 7142X100 Com'l & Com'l & Military Military			X100 n'l &			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit		
BUSY Timing	(For Master IDT7132 Only)							
tbaa	BUSY Access Time from Address		30		50	ns		
tBDA	BUSY Disable Time from Address		30		50	ns		
tBAC	BUSY Access Time from Chip Enable		30	_	50	ns		
tBDC	BUSY Disable Time from Chip Enable		30	_	50	ns		
twdd	Write Pulse to Data Delay ⁽²⁾		80	_	120	ns		
twн	Write Hold After BUSY ⁽⁶⁾	20		20	_	ns		
tDDD	Write Data Valid to Read Data Delay (2)		55	_	100	ns		
taps	Arbitration Priority Set-up Time ⁽³⁾	5		5		ns		
tBDD	BUSY Disable to Valid Data ⁽⁴⁾		50	_	65	ns		
BUSY Timing	BUSY Timing (For Slave IDT7142 Only)							
twB	Write to BUSY Input ⁽⁵⁾	0		0	_	ns		
twn	Write Hold After BUSY ⁽⁶⁾	20	-	20	_	ns		
twdd	Write Pulse to Data Delay ⁽²⁾		80		120	ns		
todo	Write Data Valid to Read Data Delay (2)	— 55 — 100			100	ns		

NOTES: 2692 tbl 11b

- 1. PLCC package only.
- 2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY."
- 3. To ensure that the earlier of the two ports wins.
- 4. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tdw (actual).
- 5. To ensure that a write cycle is inhibited on port "B" during contention on port "A".
- 6. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 7. 'X' in part numbers indicates power rating (SA or LA).
- 8. Industrial temperature: for specific speeds, packages and powers contact your sales office.



Timing Waveform of Write with Port-to-Port Read and **BUSY**(2,3,4)




NOTES:

2692 drw 11


- 1. To ensure that the earlier of the two ports wins. taps is ignored for Slave (IDT7142).
- 2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

Timing Waveform of Write with $\overline{\textbf{BUSY}}^{(4)}$




- 1. twH must be met for both \overline{BUSY} Input (IDT7142, slave) or Output (IDT7132, master).
- 2. $\overline{\text{BUSY}}$ is asserted on port "B" blocking R/\overline{W} "B", until $\overline{\text{BUSY}}$ "B" goes HIGH.
- 3. twb applies only to the slave version (IDT7142).
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾



2692 drw 13

Timing Waveform of $\overline{\textbf{BUSY}}$ Arbitration Controlled by Address Match Timing⁽¹⁾



2692 drw 14

NOTES

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If taps is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7132 only).

Truth Tables

Table I. Non-Contention Read/Write Control⁽⁴⁾

	Left or Right Port ⁽¹⁾		ort ⁽¹⁾	
R/ W	ΖĒ	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power-Down Mode, ISB2 or ISB4
Х	Н	Х	Z	$\overline{CE}R = \overline{CE}L = VIH$, Power-Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory ⁽²⁾
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾
Х	L	Н	Z	High Impedance Outputs

2692 tbl 12

- 1. AoL A10L ≠ A0R A10R
- 2. If $\overline{BUSY} = L$, data is not written.
- 3. If $\overline{BUSY} = L$, data may not be valid, see twop and topp timing.
- 4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

Table II — Address **BUSY** Arbitration

Inputs			Out	puts	
ĒĿ	CE R	AOL-A10L AOR-A10R	BUS Y _L (1)	BUSY _R (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES: 2692 tbl 13

- Pins BUSY_L and BUSY_R are both outputs for IDT7132 (master). Both are inputs for IDT7142 (slave). BUSY_X outputs on the IDT7132 are open drain, not push-pull outputs. On slaves the BUSY_X input internally inhibits writes.
- 2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPs is not met, either \overline{BUSY} L or \overline{BUSY} R = LOW will result. \overline{BUSY} L and \overline{BUSY} R outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSY Loutputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Functional Description

The IDT7132/IDT7142 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7132/IDT7142 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls onchip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} = VIH). When a port is enabled, access to the entire memory array is permitted.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The \overline{BUSY} pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} Logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation.

The \overline{BUSY} outputs on the IDT7132 RAM master are open drain type outputs and require open drain resistors to operate. If these RAMs are being expanded in depth, then the \overline{BUSY} indication for the resulting array does not require the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an SRAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the SRAM array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT7132/IDT7142 SRAMs the \overline{BUSY} pin is an output if the part is Master (IDT7132), and the \overline{BUSY} pin is an input if the part is a Slave (IDT7142) as shown in Figure 3.





Figure 4. Busy and chip enable routing for both width and depth expansion with IDT7132 (Master) and (Slave) IDT7142 SRAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The \overline{BUSY} arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a \overline{BUSY} flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Ordering Information



2692 drw 16

- $1. \quad Industrial \, temperature \, range \, is \, available. \, For specific \, speeds, packages \, and \, powers \, contact \, your \, sales \, of fice.$
- Green parts available. For specific speeds, packages and powers contact your local sales office.
 LEAD FINISH (SnPb) parts are Obsolete excluding FP48, LC48 & SB48. Product Discontinuation Notice PDN# SP-17-02
 Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7132LA20JG	PLG52	PLCC	С
	7132LA20JG8	PLG52	PLCC	С
25	7132LA25JGI	PLG52	PLCC	I
	7132LA25JGl8	PLG52	PLCC	I
	7132LA25L48B	LC48	LCC	М
35	7132LA35C	SB48	SB	С
	7132LA35CB	SB48	SB	М
	7132LA35FB	FP48	FPACK	М
	7132LA35L48B	LC48	LCC	М
	7132LA35PDG	PDG48	PDIP	С
55	7132LA55C	SB48	SB	С
	7132LA55CB	SB48	SB	М
	7132LA55FB	FP48	FPACK	М
	7132LA55L48B	LC48	LCC	М
	7132LA55PDGI	PDG48	PDIP	I
100	7132LA100C	SB48	SB	С
	7132LA100CB	SB48	SB	М
	7132LA100L48B	LC48	LCC	М
	7132LA100PDG	PDG48	PDIP	С

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
25	7132SA25L48B	LC48	LCC	М
35	7132SA35C	SB48	SB	С
	7132SA35CB	SB48	SB	М
	7132SA35JG	PLG52	PLCC	С
	7132SA35JG8	PLG52	PLCC	С
	7132SA35L48B	LC48	LCC	М
55	7132SA55C	SB48	SB	С
	7132SA55CB	SB48	SB	М
	7132SA55JG	PLG52	PLCC	С
	7132SA55L48B	LC48	LCC	М
100	7132SA100C	SB48	SB	С
	7132SA100CB	SB48	SB	М
	7132SA100L48B	LC48	LCC	М

Orderable Part Information (con't)

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7142LA20JG	PLG52	PLCC	С
	7142LA20JG8	PLG52	PLCC	С
25	7142LA25JGI	PLG52	PLCC	I
	7142LA25JGl8	PLG52	PLCC	I
35	7142LA35C SB48		SB	С
	7142LA35CB	SB48	SB	М
	7142LA35L48B	LC48	LCC	М
	7142LA35PDG	PDG48	PDIP	С
55	7142LA55C	SB48	SB	С
	7142LA55CB	SB48	SB	М
	7142LA55L48B	LC48	LCC	М
100	7142LA100C	SB48	SB	С
	7142LA100CB	SB48	SB	М
	7142LA100L48B	LC48	LCC	М
	7142LA100PDG	PDG48	PDIP	С

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
35	7142SA35C	SB48	SB	С
	7142SA35CB	SB48	SB	М
	7142SA35L48B	LC48	LCC	М
55	7142SA55C	SB48	SB	С
	7142SA55CB	SB48	SB	М
	7142SA55L48B	LC48	LCC	М
100	7142SA100C	SB48	SB	С
	7142SA100CB	SB48	SB	М
	7142SA100L48B	LC48	LCC	М

Datasheet Document History

Pages 2 and 3

03/24/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections Added additional notes to pin configurations

06/08/99:

Changed drawing format

08/26/99: Page 14

Changed Busy Logic and Width Expansion copy

11/10/99:

Replaced IDT logo

01/12/00: Pages 1 and 2

Moved full "Description" to page 2 and adjusted page layouts

Page 1 Added "(LAonly)" to paragraph
Page 2 Fixed P48-1 body package description
Page 3 Increased storage temperature parameters

Clarified TA parameter

Page 4 DC Electrical parameters—changed wording from "open" to "disabled"

Page 6 Added asteriks to Figures 1 and 3 in drw 06

Page 14 Corrected part numbers

Changed $\pm 500 mV$ to 0 mV in notes

Datasheet Document History (con't)

06/11/04:	Page 6	Corrected errors in Figure 3 by changing 1250 $\!\Omega$ to 270 $\!\Omega$ and removing "or Int" and Int
	Page 4, 7, 9,	Clarified Industrial temp offering for 25ns
	11 & 15	
	Page 5	Removed INT from Vol parameter in DC Electrical Characteristics table
	Page 6	Updated AC Test Conditions Input Rise/Fall Times from 5ns to 3ns
01/17/06:	Page 1	Added green availability to features
	Page 15	Added green indicator to ordering information
	Page 16	Replaced IDT address with new
10/21/08:	Page 15	Removed "IDT" from orderable part number
09/20/10:	Page 14	Corrected BUSY description to indicate open drain outputs
10/03/14:	Page 2	Removed IDT in reference to fabrication
	Page 15	Added Tape and Reel to Ordering Information
	Page 2, 3 & 15	The package codes P48-1, C48-2, J52-1, L48-1 & F48-1 changed to P48, C48, J52,
		L48 & F48 respectively to match standard package codes
	Page 15	Add annotation (3) to 25ns speed grade to indicate that 25ns is not available in DIP
		packages
10/08/14:	Page 15	Corrected a typo
11/20/15:	Page 15	Added $^{(4)}$ footnote annotation to the "P" package in the Ordering Information.
		Added footnote 4, For "P", Plastic DIP, when ordering green package, the suffix is "PDG".
07/03/18:		Updated L package in the Ordering Information to L48
		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
05/27/21:	Pages 1 - 20	Rebranded as Renesas datasheet
	Page 2, 3 & 16	Rotated LC48 LCC, FP48 Flatpack & PLG52 PLCC pin configurations to accurately reflect
		pin 1 orientation and updated package codes
	Pages 17 & 18	Added Orderable Part Information tables

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/