

ON Semiconductor®

## FDMA710PZ

# Single P-Channel PowerTrench® MOSFET

## -20 V, -7.8 A, 24 mΩ

### **Features**


- Max  $r_{DS(on)}$  = 24 m $\Omega$  at  $V_{GS}$  = -5 V,  $I_D$  = -7.8 A
- Max  $r_{DS(on)}$  = 25 m $\Omega$  at  $V_{GS}$  = -4.5 V,  $I_D$  = -7 A
- Max  $r_{DS(on)}$  = 35 m $\Omega$  at  $V_{GS}$  = -2.5 V,  $I_D$  = -5.5 A
- Max  $r_{DS(on)}$  = 45 m $\Omega$  at  $V_{GS}$  = -1.8 V,  $I_D$  = -4 A
- Low Profile 0.8 mm maximum in the package MicroFET 2X2 mm
- HBM ESD protection level > 3.2K V typical (Note3)
- Free from halogenated compounds and antimony oxides
- RoHS Compliant


## **General Description**

This device is designed specifically for battery charge or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on-stade resistance.

The MicroFET 2X2 package offers exceptional thermal perforance for its physical size and is well suited to linear mode applications.







## MOSFET Maximum Ratings TA = 25 °C unless otherwise noted

Symbol	Para	ameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage	-20	V		
V <sub>GS</sub>	Gate to Source Voltage			±8	V
I <sub>D</sub>	Drain Current -Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	-7.8	۸
	-Pulsed			-24	Α
D	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.4	14/
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1b)	0.9	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temp	perature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	52	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	145	5/44

### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
710	FDMA710PZ	MicroFET 2X2	7 "	12 mm	3000 units

## **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = -250 \mu\text{A},  V_{GS} = 0 \text{V}$	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25 °C		-12		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, \ V_{GS} = 0 \text{ V}$			-1	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ

### **On Characteristics**

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.4	-0.5	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25 °C		3		mV/°C
		$V_{GS} = -5 \text{ V}, I_D = -7.8 \text{ A}$		19	24	
		$V_{GS} = -4.5 \text{ V},  I_D = -7 \text{ A}$		20	25	
r <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = -2.5 \text{ V},  I_D = -5.5 \text{ A}$		24	35	mΩ
		$V_{GS} = -1.8 \text{ V},  I_D = -4 \text{ A}$		29	45	
		$V_{GS} = -5 \text{ V}, I_D = -7.8 \text{ A}, T_J = 125 \text{ °C}$		26	34	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -7.8 \text{ A}$		33		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V,	1515	2015	pF
C <sub>oss</sub>	Output Capacitance		265	355	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 – 1 101112	240	360	pF

## **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		6.4	13	ns
t <sub>r</sub>	Rise Time	$V_{DD}$ = -10 V, $I_{D}$ = -7.8 A $V_{GS}$ = -5 V, $R_{GEN}$ = 6 Ω	14	25	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	V <sub>GS</sub> = -5 V, H <sub>GEN</sub> = 6 12	192	307	ns
t <sub>f</sub>	Fall Time		96	154	ns
$Q_{g(TOT)}$	Total Gate Charge	101/1 704	30	42	nC
$Q_{gs}$	Gate to Source Gate Charge	$V_{DD} = -10 \text{ V}, I_D = -7.8 \text{ A}$ $V_{GS} = -5 \text{ V}$	2		nC
$Q_{gd}$	Gate to Drain "Miller" Charge	VGS3 V	7.5		nC

### **Drain-Source Diode Characteristics**


$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -2.0 A (Note 2)	-0.6	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -7.8 A, di/dt = 100 A/μs	66	106	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$_{\text{IF}}$ = -7.8 A, di/dt = 100 A/ $\mu$ s	44	70	nC

#### Notes:

<sup>1.</sup> R<sub>0,1A</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0,1C</sub> is guaranteed by design while R<sub>0,1C</sub> is determined by the user's board design.



a. 52 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 145 °C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width <  $300\mu\text{s},$  Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

## Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current






Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Gate Leakage Current vs Gate to Source Voltage




Figure 10. Forward Bias Safe
Operating Area




Figure 11. Single Pulse Maximum Power Dissipation









Figure 12. Junction-to-Ambient Transient Thermal Response Curve


## **Dimensional Outline and Pad Layout**














BOTTOM VIEW

RECOMMENDED LAND PATTERN OPT 2

#### NOTES:

- A, DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-229 DATED AUG/2003
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative