

August 1986 Revised March 2000

# DM74LS85 4-Bit Magnitude Comparator

### **General Description**

These 4-bit magnitude comparators perform comparison of straight binary or BCD codes. Three fully-decoded decisions about two, 4-bit words (A, B) are made and are externally available at three outputs. These devices are fully expandable to any number of bits without external gates. Words of greater length may be compared by connecting comparators in cascade. The  $A>B,\,A<B,\,$  and A=B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits. The stage handling the least-significant bits must have a high-level voltage applied to the A=B input. The cascading path is implemented with only a two-gate-level delay to reduce overall comparison times for long words.

#### **Features**


- Typical power dissipation 52 mW
- Typical delay (4-bit words) 24 ns

## **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS85M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS85N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**




# **Function Table**

Comparing				Cascading			Outputs		
Inputs				Inputs					
A3, B3	A2, B2	A1, B1	A0, B0	A > B	<b>A</b> < <b>B</b>	$\mathbf{A} = \mathbf{B}$	A > B	A < B	A = B
A3 > B3	Х	Χ	Х	Х	Х	Х	Н	L	L
A3 < B3	Χ	Χ	Х	X	X	Χ	L	Н	L
A3 = B3	A2 > B2	Х	Х	Х	X	Χ	Н	L	L
A3 = B3	A2 < B2	Х	Х	Х	X	Χ	L	Н	L
A3 = B3	A2 = B2	A1 > B1	Х	Х	X	Χ	Н	L	L
A3 = B3	A2 = B2	A1 < B1	Χ	Х	X	Χ	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	Х	X	Χ	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	Х	X	Χ	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	L	L	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	Н	L	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Х	Χ	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	Н	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	Н	L

H = HIGH Level, L = LOW Level, X = Don't Care

# **Logic Diagram**



# **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range  $0^{\circ}$ C to  $+70^{\circ}$ C Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
Гон	HIGH Level Output Current			-0.4	mA
I <sub>OL</sub>	LOW Level Output Current			8	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V	
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		V	
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$		0.25	0.4		
II	Input Current @ Max	V <sub>CC</sub> = Max	A < B			0.1	
	Input Voltage	$V_I = 7V$	A > B			0.1	mA
			Others			0.3	Ĭ
I <sub>IH</sub>	HIGH Level	V <sub>CC</sub> = Max	A < B			20	
	Input Current	$V_I = 2.7V$	A > B			20	μΑ
			Others			60	Ĭ
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max	A < B			-0.4	
	Input Current	$V_I = 0.4V$	A > B			-0.4	mA
			Others			-1.2	Ĭ
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 3)	-20		-100	mA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 4)			10	20	mA

**Note 2:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 4: I<sub>CC</sub> is measured with all outputs OPEN, A = B grounded and all other inputs at 4.5V.


# Switching Characteristics at $V_{CC}$ = 5V and $T_A$ = 25°C

		From	То	Number of					
Symbol	Parameter	Input	Output	Gate Levels	els $C_L = 15 \text{ pF}$ $C_L = 50 \text{ p}$		50 pF	Units	
					Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Time	Any A or B	A < B,	3		36		42	
	LOW-to-HIGH Level Output	Data Input	A > B	Ü		30		72	ns
			A = B	4		40		40	
t <sub>PHL</sub>	Propagation Delay Time	Any A or B	A < B,	3		30		40	
	HIGH-to-LOW Level Output	Data Input	A > B						ns
			A = B	4		30		40	
t <sub>PLH</sub>	Propagation Delay Time	A < B or A = B	< B or A = B	1		22		26	ns
	LOW-to-HIGH Level Output	ACBOIA-B	A>D						115
t <sub>PHL</sub>	Propagation Delay Time	A < B or A = B	A > B	1		17		26	ns
	HIGH-to-LOW Level Output	ACBOIA-B	7/5						113
t <sub>PLH</sub>	Propagation Delay Time	A = B	Δ – R	A = B 2		20		25	ns
	LOW-to-HIGH Level Output	A-B	A - D						113
t <sub>PHL</sub>	Propagation Delay Time	A = B	A = B 2	2		17		26	ns
	HIGH-to-LOW Level Output	A - B							113
t <sub>PLH</sub>	Propagation Delay Time	A > B or A = B	A < B	1		22		26	ns
	LOW-to-HIGH Level Output	A > B OI A = B	7.0	'		22		20	113
t <sub>PHL</sub>	Propagation Delay Time	A > B or A = B	A < B	1		17		26	ns
	HIGH-to-LOW Level Output	A > B OI A = B		'					IIS


# $\begin{picture}(200,0)\put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100$







16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com