

MOSFET – N-Channel, POWERTRENCH®

100 V, 6.6 A, 28 m Ω

FDT86102LZ

General Description

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance and switching loss. G-S zener has been added to enhance ESD voltage level.

Features

- Max $r_{DS(on)} = 28 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 6.6 \text{ A}$
- Max $r_{DS(on)} = 38 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 5.5 \text{ A}$
- HBM ESD Protection Level > 6 kV Typical (Note 4)
- Very Low Qg and Qgd Compared to Competing Trench Technologies
- Fast Switching Speed
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and RoHS Compliant

Applications


- DC DC Conversion
- Inverter
- Synchronous Rectifier

Specifications

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Symbol	Parameter		Ratings	Unit
V _{DS}	Drain to Source Voltage		100	V
V_{GS}	Gate to Source Voltage		±20	V
I _D	Drain Current	-Continuous	6.6	Α
		-Pulsed	40	
E _{AS}	Single Pulse Avalanche Energy (Note 3)		84	mJ
P_{D}	Power Dissipation	T _A = 25°C (Note 1a)	2.2	W
		T _A = 25°C (Note 1b)	1.0	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



SOT-223 CASE 318H

MARKING DIAGRAM



A = Assembly Location


Y = Year

W = Work Week

102LZ = Specific Device Code ■ Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

FDT86102LZ

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 1)	12	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	55	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAR/	ACTERISTICS			•		
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		70		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V			±10	μΑ
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.4	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		-6		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 6.6 A		22	28	mΩ
		V _{GS} = 4.5 V, I _D = 5.5 A		27	38	1
		V _{GS} = 10 V, I _D = 6.6 A, T _J = 125°C		36	46	1
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 6.6 A		26		S
OYNAMIC C	HARACTERISTICS			•		
C _{iss}	Input Capacitance	V _{DS} = 50 V, V _{GS} = 0 V, f = 1 MHz		1118	1490	pF
C _{oss}	Output Capacitance	1		181	245	pF
C _{rss}	Reverse Transfer Capacitance]		7.5	15	pF
R _g	Gate Resistance			0.5		Ω
WITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 6.6 \text{ A}, V_{GS} = 10 \text{ V},$		6.6	14	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$		1.9	10	ns
t _{d(off)}	Turn-Off Delay Time	1		19	31	ns
t _f	Fall Time	1		2.2	10	ns
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V, V _{DD} = 50 V, I _D = 6.6 A		17	25	nC
J. ,		V _{GS} = 0 V to 4.5 V, V _{DD} = 50 V, I _D = 6.6 A		8.3	12	1
				+		
Q _{gs}	Gate to Source Charge	V _{DD} = 50 V, I _D = 6.6 A		2.6		nC
Q _{gs}	Gate to Source Charge Gate to Drain "Miller" Charge	V _{DD} = 50 V, I _D = 6.6 A		2.6		nC nC
Q _{gd}		V _{DD} = 50 V, I _D = 6.6 A				
Q _{gd}	Gate to Drain "Miller" Charge JRCE DIODE CHARACTERISTICS Source to Drain Diode Forward	V_{DD} = 50 V, I_{D} = 6.6 A V_{GS} = 0 V, I_{S} = 6.6 A (Note 2)			1.3	
Q _{gd} DRAIN-SOL	Gate to Drain "Miller" Charge JRCE DIODE CHARACTERISTICS			2.2	1.3	nC
Q _{gd} DRAIN-SOL	Gate to Drain "Miller" Charge JRCE DIODE CHARACTERISTICS Source to Drain Diode Forward	V _{GS} = 0 V, I _S = 6.6 A (Note 2)		0.82		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

FDT86102LZ

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 55°C/W when mounted on a 1 in² pad of 2 oz copper



b. 118°C/W when mounted on a minimum pad of 2 oz copper

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
 Starting T_J = 25°C, L = 1 mH, I_{AS} = 13 A, V_{DD} = 90 V, V_{GS} = 10 V.
 The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics

Figure 2. Normalized On-Resistance vs.
Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature

Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)





Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs. Drain to Source Voltage







Figure 9. Unclamped Inductive Switching Capability

Figure 10. Maximum Continuous Drain Current vs Case Temperature






Figure 11. Gate Leakage Current vs Gate to Source Voltage

Figure 12. Forward Bias Safe Operating Area

FDT86102LZ

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)




Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Junction-to-Ambient Transient Thermal Response Curve

ORDERING INFORMATION

Device	Device Marking	Package Type	Shipping [†]
FDT86102LZ	102LZ	SOT-223 (Pb-Free)	4000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SCALE 2:1



A

В


DATE 13 MAY 2020


NOTES

- DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIDNING AND TOLERANCING PER ASME
 Y14.5M, 2009.
 CONTROLLING DIMENSION: MILLIMETERS
 DIMENSIONS D & E1 ARE DETERMINED AT DATUM
 H. DIMENSIONS DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS DR GATE BURRS. SHALL NOT
 EXCEED 0.23mm PER SIDE.
 LEAD DIMENSIONS & AND &1 DO NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE DAMBBAR
 PROTRUSION IS 0.08mm PER SIDE.
 DATUMS A AND B ARE DETERMINED AT DATUM H.
 A1 IS DEFINED AS THE VERTICAL DISTANCE
 FROM THE SEATING PLANE TO THE LOWEST
 POINT OF THE PACKAGE BODY.
 POSITIONAL TOLERANCE APPLIES TO DIMENSIONS
 & AND &1.

- b AND b1.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α			1.80	
A1	0.02	0.06	0.11	
b	0.60	0.74	0.88	
b1	2.90	3.00	3.10	
c	0.24		0.35	
D	6.30	6.50	6.70	
E	6.70	7.00	7.30	
E1	3.30	3.50	3.70	
е	2.30 BSC			
L	0.25			
į.	0°		10°	






GENERIC MARKING DIAGRAM*



- = Assembly Location
- = Year
- = Work Week **W**
- XXXXX = Specific Device Code
 - = Pb-Free Package
- (Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the IN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70634A	Printed versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales