

# **DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver**

**Check for Samples: [DS92CK16](http://www.ti.com/product/ds92ck16#samples)**

- 
- 
- 
- 
- 
- 
- 
- **Differential Signal Levels** https://www.high, forces all CLK<sub>OUT</sub> pins high.
- **Findustrial Temperature Operating Range (-40°C** The device can be used as a source synchronous **to +85°C)**<br>driver The selection of the source driving is
- 

## **<sup>1</sup>FEATURES DESCRIPTION**

The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver **<sup>2</sup>• Master/Slave Clock Selection in a Backplane** is a one to six CMOS differential clock distribution **Application** device utilizing Bus Low Voltage Differential Signaling **• 125 MHz Operation (Typical)** (BLVDS) technology. This clock distribution device is **• 100 ps Duty Cycle Distortion (Typical)** designed for applications requiring ultra low power dissipation, low noise, and high data rates. The **• 50 ps Channel to Channel Skew (Typical)** BLVDS side is a transceiver with a separate channel **• 3.3V Power Supply Design** acting as a return/source clock.

**• Glitch-free Power on at CLKI/O Pins** The DS92CK16 accepts LVDS (300 mV typical) **• Low Power Design (20 mA @ 3.3V Static)** differential input levels, and translates them to 3V CMOS output levels. An output enable pin  $\overline{OE}$ , when

driver. The selection of the source driving is • **Available in 24-pin TSSOP Packaging** controlled by the CrdCLK<sub>IN</sub> and DE pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.











Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





#### **Table 2. Driver Mode Truth Table**

## **Connection Diagram**



**TSSOP Package See Package Number PW (R-PDSO-G24)**

#### **TSSOP PACKAGE PIN DESCRIPTIONS**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Absolute Maximum Ratings (1)(2)**



(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. These ratings are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

(3) ESD Rating: ESD qualification is performed per the following: HBM (1.5 kΩ, 100 pF), Machine Model (250V, 0Ω), IEC 1000-4-2. All VCC pins connected together, all ground pins connected together.

#### **Recommended Operating Conditions**



## **DC Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified <sup>(1) (2)</sup>.



(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except VID, VOD, VTH, and VTL.

- (2) All typicals are given for:  $V_{CC} = +3.3V$  and  $T_A = +25°C$ .<br>(3) The VCMR range is reduced for larger VID. Example: I
- The VCMR range is reduced for larger VID. Example: If VID=400 mV, then VCMR is 0.2V to 2.2V A VID up to  $|V_{CC}-0V|$  may be applied between the CLKI/O+ and CLKI/O− inputs, with the Common Mode set to  $V_{CC}/2$ .

Texas **NSTRUMENTS** 

## **DC Electrical Characteristics (continued)**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified [\(1\) \(2\)](#page-3-0).



<span id="page-3-0"></span>(4) Only one output should be momentarily shorted at a time. Do not exceed package power dissipation rating.

(5) Only one output should be momentarily shorted at a time. Do not exceed package power dissipation rating.



#### **Switching Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified <sup>(1) (2)</sup>.



(1)  $C_L$  includes probe and fixture capacitance.

(2) Generator waveform for all tests unless otherwise specified: f = 25 MHz, Zo =  $50\Omega$ ,  $t_r = 1 \text{ ns}$ ,  $t_f = 1 \text{ ns}$  (10%–90%). To ensure fastest propagation delay and minimum skew, clock input edge rates should not be slower than 1 ns/V; control signals not slower than 3 ns/V. In general, the faster the input edge rate, the better the AC performance.

(3) t<sub>SK1R</sub> is the difference in receiver propagation delay ( $|t_{Pl} + t_{PH}|\$ ) of one device, and is the duty cycle distortion of the output at any given temperature and  $V_{CC}$ . The propagation delay specification is a device to device worst case over process, voltage and temperature.

(4)  $t_{SK2R}$  is the difference in receiver propagation delay between channels in the same device of any outputs switching in the same direction. This parameter is specified by design and characterization.

(5) t<sub>SK3R,</sub> part-to-part skew, is the difference in receiver propagation delay between devices of any outputs switching in the same direction. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution.  $T<sub>SK3R</sub>$  is defined as Max–Min differential propagation delay. This parameter is specified by design and characterization.

All device output transition times are based on characterization measurements and are specified by design.

(7) Generator input conditions: t<sub>r</sub>/t<sub>f</sub> < 1 ns, 50% duty cycle, differential (1.10V to 1.35V pk-pk). Output Criteria: 60%/40% duty cycle, V<sub>OL</sub>(max) 0.4V, V<sub>OH</sub>(min) 2.7V, Load = 7 pF (stray plus probes).

(8) t<sub>SK1D</sub> is the difference in driver propagation delay ( $|t_{PL} - t_{PH}||$ ) and is the duty cycle distortion of the CLKI/O outputs.

(9)  $t_{SK2D}$  part-to-part skew, is the difference in driver propagation delay between devices of any outputs switching in the same direction. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution.  $t_{SK2D}$  is defined as Max-Min differential propagation delay.

## **PARAMETER MEASUREMENT INFORMATION**



<span id="page-5-0"></span>**Figure 1. Receiver Propagation Delay and Transition Time Test Circuit**



<span id="page-5-1"></span>Generator waveform for all test unless otherwise specified: f = 25 MHz, 50% Duty Cycle, Zo = 50 $\Omega$ ,  $t_{TLH}$  = 1 ns,  $t_{THL}$  = 1 ns.

**Figure 2. Receiver Propagation Delay and Transition Time Waveforms**



**Figure 3. Output Enable (OE) Delay Test Circuit**

<span id="page-5-2"></span>

<span id="page-5-3"></span>



**Figure 5. Differential Driver DC Test**



**Figure 6. Driver Propagation Delay Test Circuit**

<span id="page-6-1"></span>

<span id="page-6-2"></span>**Figure 7. Driver Propagation Delay and Transition Time Waveforms**



<span id="page-6-3"></span>**Figure 8. CrdCLKIN Propagation Delay Time Test Circuit**

<span id="page-6-0"></span>





<span id="page-7-0"></span>



## **Figure 10. Driver TRI-STATE Test Circuit**

<span id="page-7-1"></span>

<span id="page-7-2"></span>**Figure 11. Driver TRI-STATE Waveforms**



### **APPLICATIONS INFORMATION**

General application guidelines and hints for BLVDS/LVDS transceivers, drivers and receivers may be found in the following application notes: LVDS Owner's Manual, AN805([SNOA233\)](http://www.ti.com/lit/pdf/SNOA233), AN807([SNLA027\)](http://www.ti.com/lit/pdf/SNLA027), AN808([SNLA028](http://www.ti.com/lit/pdf/SNLA028)), AN903([SNLA034\)](http://www.ti.com/lit/pdf/SNLA034), AN905([SNLA035\)](http://www.ti.com/lit/pdf/SNLA035), AN916([SNLA219](http://www.ti.com/lit/pdf/SNLA219)), AN971[\(SNLA165](http://www.ti.com/lit/pdf/SNLA165)), AN977[\(SNLA166\)](http://www.ti.com/lit/pdf/SNLA166) .

BLVDS drivers and receivers are intended to be used in a differential backplane configuration. Transceivers or receivers are connected to the driver through a balanced media such as differential PCB traces. Typically, the characteristic differential impedance of the media (Zo) is in the range of 50Ω to100Ω. Two termination resistors of ZoΩ each are placed at the ends of the transmission line backplane. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. The effects of mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS92CK16 differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance (100 ohms) and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 9.330 mA. The current changes as a function of load resistor. The current mode **requires** (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop. Unterminated configurations are not allowed. The 9.33 mA loop current will develop a differential voltage of about 350mV across 37.5Ω (double terminated 75Ω differential transmission backplane) effective resistance, which the receiver detects with a 280 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (350 mV – 70 mV = 280 mV)). The signal is centered around +1.2V (Driver Offset,  $V_{OS}$ ) with respect to ground. Note that the steady-state voltage ( $V_{SS}$ ) peak-to-peak swing is twice the differential voltage  $(V_{OD})$  and is typically 700 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static  $I_{CC}$  requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

#### **POWER DECOUPLING RECOMMENDATIONS**

Bypass capacitors must be used on power pins. High frequency ceramic (surface mount is recommended) 0.1µF in parallel with 0.01µF, in parallel with 0.001µF at the power supply pin as well as scattered capacitors over the printed circuit board. Multiple vias should be used to connect the decoupling capacitors to the power planes. A 4.7µF (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board.

#### **PC BOARD CONSIDERATIONS**

Use at least 4 PCB layers (top to bottom); BLVDS signals, ground, power, TTL signals.

Isolate TTL signals from BLVDS signals, otherwise the TTL may couple onto the BLVDS lines. It is best to put TTL and BLVDS signals on different layers which are isolated by a power/ground plane(s).

Keep drivers and receivers as close to the (BLVDS port side) connectors as possible to create short stub lengths.



#### **DIFFERENTIAL TRACES**

Use controlled impedance traces which match the differential impedance of your transmission medium (ie. backplane or cable) and termination resistor(s). Run the differential pair trace lines as close together as possible as soon as they leave the IC . This will help eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. Plus, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.

Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result. (Note the velocity of propagation,  $v = c/Er$  where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number or vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

### **STUB LENGTH**

Stub lengths should be kept to a minimum. The typical transition time of the DS92CK16 BLVDS output is 0.75ns (20% to 80%). The 100 percent time is 0.75/0.6 or 1.25ns. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is considered a transmission line. For example, 1.25ns/5 is 250 picoseconds. Let velocity equal 160ps per inch for a typical loaded backplane. Then maximum stub length is 250ps/160ps/in or 1.56 inches. To determine the maximum stub for your backplane, you need to know the propagation velocity for the actual conditions (refer to application notes AN– 905([SNLA035\)](http://www.ti.com/lit/pdf/SNLA035) and AN–808[\(SNLA028](http://www.ti.com/lit/pdf/SNLA028))).

#### **TERMINATION**

Use a resistor which best matches the differential impedance of your loaded transmission line. Remember that the current mode outputs need the termination resistor to generate the differential voltage. BLVDS will not work without resistor termination.

Surface mount 1% to 2% resistors are best.

### **PROBING BLVDS TRANSMISSION LINES**

Always use high impedance (> 100kΩ), low capacitance (< 2pF) scope probes with a wide bandwidth (1GHz) scope. Improper probing will give deceiving results.

### **CABLES AND CONNECTORS, GENERAL COMMENTS**

Use controlled impedance media. The connectors you use should have a matched differential impedance of about Zo Ω. They should not introduce major impedance discontinuities.

<span id="page-9-0"></span>Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax.) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver. For cable distances < 0.5M, most cables can be made to work effectively. For distances  $0.5M \le d \le$ 10M, CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive.



## **REVISION HISTORY**





### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq$ =1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

www.ti.com 5-Jan-2022

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com 5-Jan-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





www.ti.com 5-Jan-2022

## **TUBE**



#### \*All dimensions are nominal





# **PACKAGE OUTLINE**

# **PW0024A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# **EXAMPLE BOARD LAYOUT**

# **PW0024A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **PW0024A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated