### FemtoClock® Crystal-to-HCSL Clock Generator

### **General Description**

The 841608 is an optimized PCIe and sRIO clock generator. The device uses a 25MHz parallel crystal to generate 100MHz and 125MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solutions. The device has excellent phase jitter (< 1ps rms) suitable to clock components requiring precise and low-jitter PCIe or sRIO or both clock signals. Designed for telecom, networking and industrial applications, the 841608 can also drive the high-speed sRIO and PCIe SerDes clock inputs of communication processors, DSPs, switches and bridges.

### **Features**

- **•** Eight HCSL outputs: configurable for PCIe (100MHz) and sRIO (125MHz) clock signals
- **•** Selectable crystal oscillator interface, 25MHz, 18pF parallel resonant crystal or LVCMOS/LVTTL single-ended reference clock input
- **•** Supports the following output frequencies: 100MHz or 125MHz
- **•** VCO: 500MHz
- **•** PLL bypass and output enable
- **•** PCI Express (2.5 Gb/S) and Gen 2 (5 Gb/s) jitter compliant
- **•** RMS phase jitter at 125MHz, using a 25MHz crystal (1.875MHz – 20MHz): 0.37ps (typical)
- **•** Full 3.3V operating supply
- **•** -40°C to 85°C ambient operating temperature
- **•** Available in lead-free (RoHS 6) package

#### XTAL\_IN  $O<sub>0</sub>$ REF\_SEL BYPASS 0 1 OSC FSEL IREF nQ0 VDDA **FemtoClock**  $\,<$  $\overline{z}$ XTAL\_OUT Fo g ÷N PLL 0 VCO = 500MHz ÷4  $Q<sub>1</sub>$ REF\_IN\_Pulldown 1 32 31 30 29 28 27 26 25 ÷5 (default) nQ1 XTAL\_IN 1 24 OVDD REF\_SEL **Pulldown XTAL\_OUT** 2 23  $\Box$ nQ7  $\Omega$ MR/nOE<sup>[]</sup> ا 3 22 □ Q7  $M = \div 20$ nQ2  $VDD$ 4 21 **□** nQ6 IREF  $Q0\square$ 5 20 Q Q G  $O<sub>3</sub>$ nQ0 6 19 **□** GND BYPASS **Pulldown**  $Q1$ ا -18 **□** nQ5 nQ3  $nQ1$ FSEL **Pulldown** l۶ 17 **□** Q5 Q4 9 10 11 12 13 14 15 16 <u>is en en en en e</u>n ㅁ  $nO4$ GND nQ3 nQ4 Q2 nQ2 Q3 ş Q4  $O<sub>5</sub>$ **841608** nQ5 **32-Lead VFQFPN 5mm x 5mm x 0.925mm package body**  $Q6$ **K Package** nQ6 **Top View**  $\Omega$ nQ7 MR/nOE Pulldown

### **Block Diagram Pin Assignment**

# **Pin Description and Pin Characteristic Tables**

### **Table 1. Pin Descriptions**



NOTE: *Pulldown* refers to internal input resistors. See Table 2, *Pin Characteristics,* for typical values.

#### **Table 2. Pin Characteristics**



### **Function Tables**

#### **Table 3A. REF\_SEL Function Table**



### Table 3B. FSEL Function Table ( $f_{REF}$  = 25MHz)



#### **Table 3C. BYPASS Function Table**



#### **Table 3D. MR/nOE Function Table**



### **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



### **DC Electrical Characteristics**

#### **Table 4A. Power Supply DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to 85°C



#### **Table 4B. LVCMOS/LVTTL DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}$ C to 85°C



#### **Table 5. Crystal Characteristics**



NOTE: Characterized using an 18pF parallel resonant crystal.

### **AC Electrical Characteristics**

**Table 6B. AC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to 85°C



NOTE: All specifications are taken at 100MHz and 125MHz.

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: RMS jitter after applying system transfer function. See IDT Application Note, *PCI Express Reference Clock Requirements.* Maximum limit for PCI Express is 86ps peak-to-peak.

NOTE 3: RMS jitter after applying system transfer function. The pole frequencies for H1 and H2 for PCIe Gen 2 are 8-16MHz and 5-16MHz. See IDT Application Note, *PCI Express Reference Clock Requirements.* Maximum limit for PCI Express Generation 2 is 3.1ps RMS.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 6: Measurement taken from a differential waveform.

NOTE 7: Measured from -150mV to +150mV on the differential waveform (derived from Qx minus nQx). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing. See Parameter Measurement Information Section.

NOTE 8:  $T_{STARI}$  is the time the differential clock must maintain a minimum  $\pm 150$ mV differential voltage after rising/falling edges before it is allowed to drop back into the  $V_{RB}$  ±100 differential range. See Parameter Measurement Information Section.

NOTE 9: Measurement taken from a single-ended waveform.

NOTE 10: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 11: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.

NOTE 12: Measured at crossing point where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx. See Parameter Measurement Information Section.

NOTE 13: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Parameter Measurement Information Section.

NOTE 14: Defined as the total variation of all crossing voltage of rising Qx and falling nQx. This is the maximum allowed variance in the V<sub>CROSS</sub> for any particular system. See Parameter Measurement Information Section.

NOTE 15: Input duty cycle must be 50%.

## **Typical Phase Noise at 100MHz**



## **Typical Phase Noise at 125MHz**



Offset Frequency (Hz)

### **Parameter Measurement Information**



**3.3V HCSL Output Load AC Test Circuit**







**Differential Measurement Points for Rise/Fall Time**



**3.3V HCSL Output Load AC Test Circuit**



**RMS Phase Jitter**



**Differential Measurement Points for Ringback**

### **Parameter Measurement Information, continued**



**Single-ended Measurement Points for Delta Cross Point**



 **Differential Measurement Points for Duty Cycle/Period**



**Single-ended Measurement Points for Absolute Cross Point/Swing**



**Composite PCIe Transfer Function**

# **Applications Information**

### **Recommendations for Unused Input and Output Pins**

#### **Inputs:**

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **REF\_IN Input**

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a 1k $\Omega$ resistor can be tied from the REF\_IN to ground.

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 841608 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD}$  and  $V_{DDA}$ should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V<sub>DD</sub> pin and also shows that V<sub>DDA</sub> requires that an additional 10 $\overline{\Omega}$  resistor along with a 10µF bypass capacitor be connected to the  $V_{\text{DDA}}$  pin.

#### **Outputs:**

#### **HCSL Outputs**

All unused HCSL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.





#### **Crystal Input Interface**

The 841608 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 2 below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.



**Figure 2. Crystal Input Interface**

#### **LVCMOS to XTAL Interface**

The XTAL IN input can accept a single-ended LVCMOS signal through an AC coupler capacitor. A general interface diagram is shown in *Figure 3.* The XTAL OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and making R2 50 $\Omega$ .



**Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface**

### **Recommended Termination**

*Figure 4A* is the recommended termination for applications which require the receiver and driver to be on a separate PCB. All traces should be  $50\Omega$  impedance.



**Figure 4A. Recommended Termination**

*Figure 4B* is the recommended termination for applications which require a point to point connection and contain the driver and receiver on the same PCB. All traces should all be 50Ω impedance.



**Figure 4A. Recommended Termination**

### **VFQFPN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

### **Schematic Example**

Figure 6 shows an example of 841608 application schematic. In this example, the device is operated at V<sub>DD</sub> = 3.3V. The 18pF parallel resonant 25MHz crystal is used. The C1 = 27pF and C2 = 27pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of HCSL terminations are shown in this schematic. The decoupling capacitors should be located as close as possible to the power pin.



**Figure 6. 841608 Application Schematic**

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the 841608 Equations and example calculations are also provided.

#### **1. Power Dissipation.**

The total power dissipation for the 841608 is the sum of the core power plus the analog power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* (I<sub>DD\_MAX</sub> + I<sub>DDA\_MAX</sub>) = 3.465V \* (87mA + 15mA) = **353.43mW**
- Power (outputs)<sub>MAX</sub> = 44.5mW/Loaded Output pair If all outputs are loaded, the total power is 8 \* 44.5mW = **356mW**

**Total Power\_** $M_{\text{MAX}}$  = (3.465V, with all outputs switching) = 353.43mW + 356mW = **709.43mW** 

#### **2. Junction Temperature.**

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature for devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.709W \* 37°C/W = 111.2°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 7. Thermal Resistance  $\theta_{JA}$  for 32-Pin VFQFPN, Forced Convection



#### **3. Calculations and Equations.**

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in *Figure 7.*



**Figure 7. HCSL Driver Circuit and Termination**

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a  $50\Omega$  load to ground.

The highest power dissipation occurs when  $V_{DD}$  is HIGH.

```
Power = (V_{DD-HIGH} - V_{OUT}) * I_{OUT} since V_{OUT} - I_{OUT} * R<sub>L</sub>
               = (V<sub>DD_HIGH</sub> – I<sub>OUT</sub> * R<sub>L</sub>) * I<sub>OUT</sub>
              = (3.465V - 17mA * 50<math>\Omega</math>) * 17mA
```
Total Power Dissipation per output pair = **44.5mW**

### **Reliability Information**

Table 8.  $\theta_{JA}$  vs. Air Flow Table for a 32 Lead VFQFPN



#### **Transistor Count**

The transistor count for 841608 is: 2785

### <span id="page-17-0"></span>**Package Outline Drawings**

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

[www.renesas.com/us/en/document/psc/package-outline-drawing-package-code-nlg32p1-32-vfqfpn-50-x-50-x-09-mm-body-05-mm-pitch](https://www.renesas.com/us/en/document/psc/package-outline-drawing-package-code-nlg32p1-32-vfqfpn-50-x-50-x-09-mm-body-05-mm-pitch)

### **Ordering Information**

#### **Table 10. Ordering Information**



### **Revision History Sheet**



# RENESAS

### **Package Outline Drawing**

Package Code:NLG32P1 32-VFQFPN 5.0 x 5.0 x 0.9 mm Body, 0.5mm Pitch PSC-4171-01, Revision: 04, Date Created: Aug 15, 2022



#### © Renesas Electronics Corporation

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

**Corporate Headquarters**<br>
TOYOSU FORESIA, 3-2-24 Toyosu,<br>
Koto-ku, Tokyo 135-0061, Japan<br>
Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/