


GENERAL DESCRIPTION

The 8533-01 is a low skew, high performance 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer. The 8533-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. Guaranteed output and part-to-part skew characteristics make the 8533-01 ideal for those applications demanding well defined performance and repeatability.

FEATURES


- Four differential 3.3V LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 1.4ns (maximum)
- Additive phase jitter, RMS: 0.06ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- · Lead-Free package
- Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT

1



8533-01
20-Lead TSSOP
6.5mm x 4.4mm x 0.92mm package body
G Package
Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1	V _{EE}	Power		Negative supply pin.
2	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVC-MOS / LVTTL interface levels.
3	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects differential PCLK, nPCLK inputs. When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels.
4	CLK	Input	Pulldown	Non-inverting differential clock input.
5	nCLK	Input	Pullup	Inverting differential clock input.
6	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
7	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
8, 9	nc	Unused		No connect.
10, 13, 18	V _{cc}	Power		Positive supply pins.
11, 12	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
14, 15	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
16, 17	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
19, 20	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Out	puts
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3
0	0	CLK, nCLK	Disabled; LOW	Disabled; HIGH
0	1	PCLK, nPCLK	Disabled; LOW	Disabled; HIGH
1	0	CLK, nCLK	Enabled	Enabled
1	1	PCLK, nPCLK	Enabled	Enabled

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK , nCLK and PCLK, nPCLK inputs as described in Table 3B.




FIGURE 1. CLK_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

In	puts	Out	puts	Input to Output Mode	Polarity
CLK or PCLK	nCLK or nPCLK	Q0:Q3	nQ0:nQ3	input to Output mode	Folarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_{I} -0.5V to V_{CC} + 0.5V

Outputs, Io

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 73.2°C/W (0 lfpm) Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				50	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{EE} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
	Input High Current	CLK_EN	$V_{IN} = V_{CC} = 3.465V$			5	μΑ
I _{IH}	Imput High Current	CLK_SEL	$V_{IN} = V_{CC} = 3.465V$			150	μA
	Input Low Current	CLK_EN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150			μA
¹ı∟	Imput Low Current	CLK_SEL	$V_{IN} = 0V, V_{CC} = 3.465V$	-5			μΑ

Table 4C. Differential DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	In a state of the Common to th		$V_{CC} = V_{IN} = 3.465V$			5	μΑ
'IH	Input High Current	CLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
	Input Low Current	nCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
' _{IL}	Input Low Current	CLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ut Voltage;		V _{EE} + 0.5		V _{CC} - 0.85	V

NOTE 1: For single ended applications, the maximum input voltage for CLK and nCLK is $V_{\rm CC}$ + 0.3V.

NOTE 2: Common mode voltage is defined as $\rm V_{\rm in}$



Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
	Input High Current	PCLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I' _{IH}	Input High Current	nPCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	PCLK	$V_{CC} = 3.465 \text{V}, V_{IN} = 0 \text{V}$	-5			μΑ
' _{IL}	Input Low Current	nPCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input	Voltage		0.3		1	V
V _{CMR}	Common Mode Inpu	it Voltage; NOTE 1, 2		V _{EE} + 1.5		V _{cc}	V
V _{OH}	Output High Voltage	Output High Voltage; NOTE 3		V _{cc} - 1.4		V _{cc} - 0.9	٧
V _{OL}	Output Low Voltage; NOTE 3			V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Outpu	t Voltage Swing		0.6		1.0	V

NOTE 1: Common mode voltage is defined as $V_{\rm IH}$.

NOTE 2: For single ended applications the maximum input voltage for PCLK and nPCLK is V_{cc} + 0.3V.

NOTE 3: Outputs terminated with 50Ω to $\rm V_{cc}$ - 2V.

Table 5. AC Characteristics, $V_{\rm CC} = 3.3 V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				650	MHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NOTE 1	<i>f</i> ≤ 650MHz	1.0		1.4	ns
tsk(o)	Output Skew; NOTE 2, 4				30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				150	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5			0.06		ps
t_R/t_F	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		47		53	%

All parameters measured at 500MHz unless noted otherwise.

The cycle to cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 5: Driving only one input clock.



ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the

1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The

device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT









OUTPUT SKEW

PROPAGATION DELAY





OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{cc}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{\rm CC}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to




FIGURE 3A. LVPECL OUTPUT TERMINATION

drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3B. LVPECL OUTPUT TERMINATION



DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both Vswing and Voh must meet the VPP and VcmR input requirements. Figures 4A to 4E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. CLK/NCLK INPUT DRIVEN BY LVHSTL DRIVER




FIGURE 4B. CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4C. CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4D. CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 4E. CLK/NCLK INPUT DRIVEN BY
3.3V LVPECL DRIVER WITH AC COUPLE



LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 5A to 5F* show interface examples for the PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested here are examples

only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 5A. PCLK/nPCLK INPUT DRIVEN
BY AN OPEN COLLECTOR CML DRIVER




FIGURE 5B. PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 5C. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 5D. PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 5E. PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 5F. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 8533-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8533-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 50mA = 173.3mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30mW = 120mW

Total Power MAX (3.465V, with all outputs switching) = 173.3mW + 120mW = 293.3mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + TA

Tj = Junction Temperature

 $\theta_{JA} = Junction-to-Ambient Thermal Resistance$

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.293\text{W} * 66.6^{\circ}\text{C/W} = 89.5^{\circ}\text{C}$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


θJA by Velocity (Linear Feet per Minute)



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{cc} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL MAX} = V_{CC MAX} - 1.7V$$

$$(V_{CC MAX} - V_{OL MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



RELIABILITY INFORMATION

Table 7. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

θJA by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for 8533-01 is: 404



PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters				
STWIBOL	Minimum	Maximum			
N	2	0			
A		1.20			
A1	0.05	0.15			
A2	0.80	1.05			
b	0.19	0.30			
С	0.09	0.20			
D	6.40	6.60			
E	6.40 E	BASIC			
E1	4.30	4.50			
е	0.65 E	BASIC			
L	0.45	0.75			
α	0°	8°			
aaa		0.10			

Reference Document: JEDEC Publication 95, MS-153



TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8533AG-01LN	ICS8533A01LN	20 lead "Lead Free Annealed" TSSOP	Tube	0°C to +70°C
8533AG-01LNT	ICS8533A01LN	20 lead "Lead Free Annealed" TSSOP	Tape and Reel	0°C to +70°C
8533AG-01LF	ICS8533A01LF	20 lead "Lead Free" TSSOP	Tube	0°C to +70°C
8533AG-01LFT	ICS8533A01LF	20 lead "Lead Free" TSSOP	Tape and Reel	0°C to +70°C



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
В	4C 4D 5	4 5 5	V_{PP} values changed from 0.1 Min. to 0.15 Min. V_{CMR} values changed from 0.13 Min., 1.3 Max. to 1.5 Min, V_{CC} Max. Deleted V_{IH} and V_{IL} rows. t_{IR} values changed from 100 Min. to 300 Min, and added 700 Max. t_{IR} values changed from 100 Min., 600 Max. to 300 Min. to 700 Max. For t_{IR} and t_{IR} rows changed test conditions from 30% to 70% to 20% to 80%. t_{IR} tit(cc) values changed 150 Max. to 0 Max.	5/22/01
В	5	5	Deleted $t_{_{\rm S}}$ and $t_{_{\rm H}}$ rows.	6/4/01
В	4D	5	$V_{\rm pp}$ values changed from 0.15 Min., 1.3 Max. to 0.3 Min., 1 Max. $V_{\rm CMR}$ values changed from 1.5 Min., to $V_{\rm EE}$ + 1.5 Min.	6/28/01
С	4B 5	4 5	$V_{\rm IH}$ values changed from 3.765 Max. to $V_{\rm CC}$ + 0.3 Max. Deleted tjit(cc) row.	10/15/01
С		6, 7	Revised Parameter Measurement diagrams.	10/18/01
С		3	Updated Figure 1, CLK_EN Timing Diagram.	11/1/01
С		8	Added Termination for LVPECL Outputs section.	5/28/02
С		6	Output Load Test Circuit diagram - corrected VEE equation to read, $V_{EE} = -1.3V \pm 0.165V$ from $V_{EE} = -1.3V \pm 0.135V$.	10/03/02
D	T2 T4D T5	1 2 4 5 5 6 8 9	Added RMS Jitter to Features section. Pin Characteristics Table - changed C _{IN} 4pF max. to 4pF typical. Changed Outputs Absolute Maximum Rating. LVPECL Table - changed VSWING 0.85V max. to 1.0V max. AC Characteristics Table - added RMS jitter. Added Additive Phase Jitter Section. Updated LVPECL Output Termination diagrams. Added Differential Clock Input Interface. Added LVPECL Clock Input Interface. Updated format throughout data sheet.	10/12/03
D	Т9	15	Added Lead Free Annealed part number to Ordering Information table.	2/9/04
D	Т9	10 15	Updated LVPECL Clock Input Interface section. Ordering Information Table - added Lead Free part number.	6/17/04
E	T4D T9	5 11 - 12 15	LVPECL DC Characteristics Table -corrected V_{OH} max. from V_{CC} - 1.0V to V_{CC} - 0.9V. Power Considerations - corrected power dissipation to reflect V_{OH} max in Table 4D. Ordering Information Table - added lead-free note.	4/12/07
F	Т9	15 17	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/4/10
F	Т9	15	Removed ICS from part numbers where needed. Ordering Information - removed quantity in tape and reel. Deleted LF note below table. Updated header and footer	1/19/16



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/