

[Sample &](http://www.ti.com/product/OPT8320?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Buy

[OPT8320](http://www.ti.com/product/opt8320?qgpn=opt8320) SBAS748 –DECEMBER 2015

OPT8320 3D Time-of-Flight Sensor

Technical [Documents](http://www.ti.com/product/OPT8320?dcmp=dsproject&hqs=td&#doctype2)

- -
	- 1/6" Sensor Format 3D Scanning
	- Pixel Pitch: 30 µm 3D Machine Vision
	- Frame Rate: Scalable Up to 1000-FPS Depth Security and Surveillance Output Rate with an Internal Raw Rate of $-$ Gesture Controls
4000 FPS
- • Optical Properties:
	- Responsivity: 0.35 A/W at 850 nm **3 Description**
	-
	-
- -
	- Synchronous Serial Interface (SSI):
- -
	-
	-
	-
	-
- -
	-
	-
	-
-
	- 3.3-V I/O, Analog
	- 1.8-V Analog, Digital, I/O **Application Block Diagram**
	- 1.8-V Demodulation (Typical)
- Optimized Optical Package (COG-56):
	- $-$ 8.03 mm \times 5.32 mm \times 0.745 mm
	- Integrated Optical Band-Pass Filter (830 nm to 867 nm)
	- Optical Fiducials for Easy Alignment
- Built-In Illumination Driver for Low-Power Applications
- Operating Temperature: 0°C to 70°C

1 Features 2 Applications

Tools & **[Software](http://www.ti.com/product/OPT8320?dcmp=dsproject&hqs=sw&#desKit)**

- Imaging Array: **Depth Sensing:**
- 80 × 60 Array Location and Proximity Sensing

으리

-
-
-
-
- Augmented and Virtual Reality

– Demodulation Contrast: 70% at 50 MHz The OPT8320 time-of-flight (ToF) sensor is part of
The TI 3D ToF image sensor family. The device is a The TI 3D ToF image sensor family. The device is a
high-performance, highly-integrated, complete
Soc) for array dopth sopsing system-on-chip (SoC) for array depth sensing, – Digital Video Port (DVP): 8 Data Lanes, consisting of a versatile timing generator (TG), an HD and VD Pins, and Clock optimally designed analog-to-digital converter (ADC),
a depth engine, and an illumination driver.

Support & **[Community](http://www.ti.com/product/OPT8320?dcmp=dsproject&hqs=support&#community)**

1 Data Lane, Clock, and Chip Select The programmability of the built-in TG offers the Timing Generator:

Fig. 2. The sensing performance metrics (such as power, motion performance metrics [such as power, motion –

Performance metrics [such as power, motion

robustness, signal-to-noise ratio (SNR), and ambient

cancellation]. The built-in denth engine computes the cancellation]. The built-in depth engine computes the – De-Aliasing depth data from the digitized sensor data. In addition The phase data, the depth engine provides auxiliary – Master, Slave Sync Operation information consisting of amplitude, ambient, and – High Dynamic Range Operation information consisting of amplitude, ambient, and – High D flags for each pixel and the full-array statistical **Depth Engine:** information in the form of a histogram.

Power Supply: example and the state of the state of the state of the orderable addendum at (1) For all available packages, see the orderable addendum at the end of the data sheet.

Texas
Instruments

Table of Contents

4 Revision History

5 Pin Configuration and Functions

[OPT8320](http://www.ti.com/product/opt8320?qgpn=opt8320)

SBAS748 –DECEMBER 2015 **www.ti.com**

Texas
Instruments

Pin Functions (continued)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) VCC refers to the I/O bank voltage.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

[OPT8320](http://www.ti.com/product/opt8320?qgpn=opt8320) SBAS748 –DECEMBER 2015 **www.ti.com**

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

6.5 Electrical Characteristics

all specifications at T_A = 25°C, V_{AVDDH} = 3.3 V, V_{AVDD} = 1.8 V, V_{VMIXH} = 1.8 V, V_{DVDD} = 1.8 V, V_{DVDDH} = 3.3 V, V_{PVDD} = 3.3 V, $\rm{V_{SUB_BIAS}}$ = 0 V, integration duty cycle = 20%, system clock frequency = 24 MHz, $\rm{V_{\rm{IOVDD}}}$ = 1.8 V, modulation frequency = 48 MHz, quads = 4, sub-frames = 4, frame-rate = 30 FPS, and 850-nm illumination (unless otherwise noted)

Electrical Characteristics (continued)

all specifications at $T_A = 25^{\circ}$ C, V_{AVDDH} = 3.3 V, V_{AVDD} = 1.8 V, V_{VMIXH} = 1.8 V, V_{DVDD} = 1.8 V, V_{DVDDH} = 3.3 V, V_{PVDD} = 3.3 V, $V_{SUB~BIAS} = 0$ V, integration duty cycle = 20%, system clock frequency = 24 MHz, $V_{\text{IOVDD}} = 1.8$ V, modulation frequency = 48 MHz, quads = 4, sub-frames = 4, frame-rate = 30 FPS, and 850-nm illumination (unless otherwise noted)

(1) VCC is equal to IOVDD or DVDDH, based on the I/O bank listed in the table.

6.6 Timing Requirements

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted); $V_{DVDD} = 1.8 V$, $V_{DVDDH} = 3.3 V$, and $V_{\text{IOVDD}} = 1.8 V$

EXAS

6.8 Optical Characteristics

over operating free-air temperature range (unless otherwise noted)

(1) Relative transmittance is a ratio of transmittance to maximum absolute transmittance at the same angle of incidence.

NOTE: In SSI output mode, clock polarity is inverted when compared to DVP mode.

Figure 1. Output Block Timing Diagram

6.9 Typical Characteristics

all specifications at T_A = 25°C, V_{AVDDH} = 3.3 V, V_{AVDD} = 1.8 V, V_{VMIXH} = 1.8 V, V_{DVDD} = 1.8 V, V_{DVDDH} = 3.3 V, V_{PVDD} = 3.3 V, V_{SUB_BIAS} = 0 V, integration duty cycle = 20%, system clock frequency = 24 MHz, modulation frequency = 48 MHz, quads = 4, sub-frames = 4, frame-rate = 30 FPS, and 850-nm illumination (unless otherwise noted)

7 Detailed Description

7.1 Overview

The OPT8320 system-on-chip (SoC) has the following blocks:

- Timing generator: generates the sequencing signals for the sensor, illumination, and depth processor
- Sensor: the pixel array
- Addressing engine
- Analog-to-digital converter (ADC)
- **Modulation block**
- Illumination driver
- Depth engine: calculates phase and amplitude
- Internal memory for depth computation
- Illumination power control
- Output data interface module
- $I²C$ slave for configuring the device registers via the host processor
- \cdot I²C master for temperature sensing

7.2 Functional Block Diagram

NSTRUMENTS

Texas

www.ti.com SBAS748 – DECEMBER 2015

7.3 Feature Description

7.3.1 Timing Generator

The timing generator (TG) generates the timing sequence for each frame. The TG includes frame rate control, quad sequencing, and integration time control.

7.3.1.1 Basic Frame Structure

Each frame is divided into sub-frames used for internal averaging, as shown in [Table 1.](#page-10-1)

Table 1. Frame Structure

Each sub-frame is divided into quads, as shown in [Table 2.](#page-10-2) Each quad can have a different phase between the illumination and sensor modulation signals.

Table 2. Sub-Frame Division

Each quad is further split into four stages, as shown in [Table 3](#page-10-3). These stages are described in [Table 3](#page-10-3).

Table 3. Quad Stages

The description of the quad stages is given in [Table 4.](#page-10-4)

Table 4. Quad Stage Descriptions

[OPT8320](http://www.ti.com/product/opt8320?qgpn=opt8320)

7.3.1.2 System Clock

The input clock to the system must be 24 MHz. By default, the TG functions at the same frequency as the input frequency. Therefore, the system clock frequency (SYS_CLK_FREQ) is equal to the input frequency at the MCLK pin.

7.3.1.3 Frame Rate Control and Sub-Frames

The OPT8320 supports master and slave modes of operation for the start of frame timing. The parameters shown in [Table 5](#page-11-0) control the master and slave behavior.

Table 5. Master and Slave Parameters

In slave mode or sync mode, a positive pulse on the VD IN pin can be used for synchronization. The pulse must be a minimum of two system clocks cycles wide in order to be recognized correctly, as shown in [Figure 5](#page-11-1). In slave mode, if another pulse is received before the end of the previous frame, the pulse is ignored. In sync mode, because a pulse can be received by the OPT8320 anytime within a frame, the frame during which the pulse is received is aborted and therefore disruption of output data is possible, resulting in a loss of information.

Figure 5. VD_IN Timing Diagram

When the OPT8320 is operated in master mode or sync mode, the frame rate is controlled using the parameters shown in [Table 6](#page-12-0). In the OPT8320, the number of quads (QUAD_CNT_MAX) are fixed to four. Using the functionality of alternate frames, two kinds of frames are possible with a different set of sub-frames, integration duty cycle, and modulation frequency. The resulting information can be also combined to give out a single dealiased frame. When alternate frames are enabled, every alternate frame with the different set of timing parameters is called the supplementary frame.

Dead time is automatically calculated by the device based on the values of the integration duty cycle and readout time. If LUMPED_DEAD_TIME is set to 0, the dead time for each quad in relation to the number of system clocks is given by [Equation 1](#page-12-1):

Quad Dead Time

 $\overline{PIX_CNT_MAX} \times (1\! - Integration\,Duty\,Cycle) - (Sensor\, Research\,Time + Readout\,Time)$

(1)

If LUMPED DEAD TIME is set to 1, then the dead time for each frame in relation to the number of system clocks is given by [Equation 2](#page-12-2):

 $Frame$ Dead Time = SUB_FRAME_CNT_MAX $\times QUAD$ _CNT_MAX \times

 $\big[\,$ PIX_CNT_MAX $\times (1$ – Integration Duty Cycle) – (Sensor Reset Time + Readout Time) $\big]$ (2)

Sensor reset time is equal to 720 system clock cycles. The readout time is given by [Equation 9](#page-14-0).

The calculation of PIX_CNT_MAX for when ALT_FRM_EN is 0 is given by [Equation 3](#page-12-3):

$$
PIX_CNT_MAX = \frac{SYS_CLK_FRED}{FRAME_RATE \times QUAD_CNT_MAX \times SUB_FRAME_CNT_MAX}
$$
\n(3)

When ALT_FRM_EN is set to 1, alternate frames can have different frame times depending on the number of sub-frames (parameters are described in [Table 6](#page-12-0)). Also, in most cases alternate frames are combined to form a single frame either internally or externally. In such cases, the frame rate is given by [Equation 4:](#page-12-4)

$$
De-Aliasing Frame Rate = SET_FRAME_RATE \times \left(\frac{SUB_FRM_CNT_MAX1}{SUB_FRM_CNT_MAX1 + SUB_FRM_CNT_MAX2}\right)
$$
\n(4)

7.3.1.4 Integration Time

Integration time is the time that the sensor demodulation and the illumination modulation are active. The configurable parameters are listed in [Table 7](#page-13-0).

Table 7. Integration Time Parameters

The INTG_DUTY_CYCLE registers allows 64 settings from 0 to 63. The relationship between effective integration duty cycle of the base frame and the register value is given by [Equation 5](#page-13-1):

$$
INTG_DUTY_CYCLE = \frac{Integration\ Duty\ Cycle \times 64}{100} \tag{5}
$$

Internally, the INTG DUTY CYCLE value is clamped to a minimum of 1. Maximum integration duty cycle is given by [Equation 6:](#page-13-2)

Maximum Integration Duty Cycle =
$$
\frac{PIX_CNT_MAX - (Reset Time + Readout Time)}{PIX_CNT_MAX}
$$
 (6)

The INTG_DUTY_CYCLE parameter must be reprogrammed whenever any of the registers related to frame rate control or region of interest are programmed. The related registers are:

- SUB_FRAME_CNT_MAX1
- SUB_FRAME_CNT_MAX2
- PIX_CNT_MAX
- LUMPED_DEAD_TIME
- ROW START
- COL START
- ROW END
- COL END

When the OPT8320 is in slave mode, the duty cycle still corresponds to the frame length calculated as per the internal registers and not as per the period of the external sync signal. The sync signal period must be large enough to make sure that the frame data are streamed successfully. When the sync signal period is larger than the internal frame period, the actual integration duty cycle is less than the programmed value.

7.3.1.4.1 High Dynamic Range Functionality

When frame alternation is enabled, alternate frames can use different integration times. The supplementary frame integration time is scaled down as compared to the base frame by a factor. The relevant parameters are listed in [Table 8.](#page-13-3)

Table 8. High Dynamic Range Functionality Parameter

The supplementary frame integration time is given in [Equation 7:](#page-13-4)

Supplementary Frame Integration Time =

Base Frame Integration Time \times *SUP_FRM_INTG_SCALE + 1*

64

(8)

7.3.2 Pixel Array

The pixel array consists of 80 \times 60 demodulating pixels. With a 30-µm \times 30-µm pixel size, the pixels exhibit excellent dynamic range. The pixels also have a built-in shutter feature that helps in achieving higher ambient robustness. For convenience, either the entire or part of the pixel array can be readout through register configurations.

7.3.2.1 Region of Interest (ROI)

A subset of the sensor array can be readout to enhance frame rate or to reduce the power consumption of the ToF system. An ROI is comprised of a set of row and column limits. The row and column counts start from zero. Both row and column limits can be any of the valid row numbers for the given sensor size. The relevant parameters are listed in [Table 9.](#page-14-1)

Table 9. ROI Parameters

Sensor readout time is affected by ROI. A minimum row-to-row switching time of half the row readout time is enforced internally. Thus, reducing the column count to less than half of the total number of columns for a given sensor does not lead to a reduction in sensor readout time. For a number of columns greater than the total number of columns divided by 2, use [Equation 8](#page-14-2):

$$
Readout Time = Preparation Time + [(Rows + 1) \times (Cols + 1)]
$$

(Measured in System Clock Cycles)

For a number of columns less than half of the total number of columns, use [Equation 9:](#page-14-0)

Readout Time = Preparation Time $+ \left[\right. (Rows + 1) \times \right.$ (Total Cols/2 + 1) $\left]$

(Measured in System Clock Cycles)

where:

• Preparation time = 100 clock cycles (9)

7.3.2.2 Readout Sequence

The readout sequence can be controlled to achieve mirroring along horizontal or vertical axis. The programmable parameters are listed in [Table 10](#page-14-3).

7.3.2.3 Shutter Operation

Shutter operation can be used to control the exposure to ambient light. The shutter switch separates the charge storage node from the pixel charge collection node. The shutter can be programmed to become inactive (switch is on) at the start of integration and become active (switch is off) at the end of integration time to avoid collection of unwanted ambient light during the sensor readout. The behavior of the shutter switch is shown in [Table 11](#page-15-0).

Table 11. Shutter Operation

The SHUTTER_EN parameter enables or disables the shutter operation. The SHUTTER_EN description is given in [Table 12.](#page-15-1)

Table 12. Shutter Operation Registers

7.3.3 Modulation Block

The OPT8320 modulation block provides the high-frequency demodulation to the pixels as well as the illumination module. The modulation block controls the phase between the modulation signals connected to the pixels and the illumination module from quad to quad.

7.3.3.1 Sensor Output Signals

The phase between illumination modulation and the sensor demodulation signals is stepped automatically as per the quad number illustrated in [Figure 6](#page-16-0). Because the OPT8320 uses four quads per modulation frequency, the phase is typically stepped between 0° , 90° , 180° , and 270° . The phase stepping sequence of the sensor is programmable through the OPT8320 registers. A different sequence can be enabled for odd and even subframes. Also, the phase registers for the base frequency and de-aliasing frequency are separately programmable. The OPT8320 output signals are listed in [Table 13.](#page-16-1)

Figure 6. Integration Timing Diagram

ISTRUMENTS

EXAS

The programmable parameters are listed in [Table 14](#page-17-0) and [Table 15.](#page-17-1)

Table 15. Phase Sequence Programmability

The relative phase of the illumination modulation with respect to sensor modulation (Ph_q for any quad) can be calculated as shown in [Equation 10:](#page-17-2)

$$
Ph_q = 360 \times \frac{Quad Number}{QUAD_CNT_MAX}
$$
\n(10)

Note that the quad number is offset by the quad hop offset for that sub-frame.

The effective quad number = quad number $+$ quad hop offset.

7.3.3.2 Modulation Frequency

The OPT8320 sensor has an internal PLL for generating the base modulation frequency (MOD_F) and the supplementary frame frequency. The formula for calculating the modulation frequency is given in [Equation 11](#page-17-3):

$$
MOD_{\perp}F = \frac{MOD_{\perp}N \times 24 \text{ MHz}}{2^{(MOD_{\perp}N \cdot 1)} \times QUAD_{\perp}CNT_{\perp}MAX \times (1 + MOD_{\perp}PS)}
$$
\n
$$
\tag{11}
$$

The internal VCO frequency is given by [Equation 12:](#page-17-4)

$$
VCO_FREQ = \frac{MOD_M \times 24~MHz}{2^{(MOD_N-1)}}
$$
\n(12)

MOD_M and MOD_N must be chosen to meet the internal VCO frequency range limitation. The internal VCO can operate between 300 MHz and 600 MHz. The PLL block diagram is shown in [Figure 7](#page-18-0).

Figure 7. Modulation PLL Block Diagram

To enable accurate setting of the desired modulation frequency, MOD_M is split into an integer and a fractional part. The effective MOD M is given by [Equation 13:](#page-18-1)

$$
Effective MOD_M = MOD_M + \frac{MOD_M_FRAC}{2^{16}}
$$

(13)

The programmable parameters are listed in [Table 16.](#page-18-2) The default base modulation frequency on start-up is 48 MHz.

Table 16. Programmable Parameters

7.3.4 Depth Engine

The depth engine calculates the phase and amplitude information using the digitized data obtained from the sensor block. The depth engine uses an internal RAM to temporarily store the data obtained and to process data. The data engine has the following features:

- Phase, amplitude calculation
- Binning
- De-aliasing
- Histogram computation
- Phase offset correction
- Temperature correction
- Nonlinearity correction

7.3.4.1 Phase Data

The computed phase for each pixel is proportional to the distance of the corresponding object in the scene. For a phase varying from 0 π to 2 π, the distance varies from 0 to R, where R is the unambiguous range. The equations describing the relationship between phase and distance are given in [Equation 14](#page-19-0) and [Equation 15.](#page-19-1)

$$
d = \frac{Phase \times R}{2\pi}
$$

$$
R = \frac{C}{2F}
$$
 (14)

where

- C is the speed of light
- F is the modulation frequency (15)

At the output of the depth processor block, the phase of 2π is typically represented by a full 12-bit code (that is, 2^{12}). If the application requires the distance (in meters) of the points in the scene, this value must be calculated from the OPT8320 output using [Equation 16:](#page-19-2)

$$
d = \frac{Phase \times R}{2^{12}}
$$
 (16)

[Equation 16](#page-19-2) assumes that the phase has no offset. If offset correction is not done within the OPT8320, the formula is as shown in [Equation 17](#page-19-3):

$$
d = \frac{(Phase - Offset) \times R}{2^{12}}
$$
\n(17)

7.3.4.2 De-Aliasing

The unambiguous range of a ToF system is defined by the modulation frequency (F). The unambiguous range is given by [Equation 18:](#page-19-4)

$$
R = \frac{C}{2F}
$$

where

• C is the speed of light in the medium (18)

For example, for a modulation frequency of 50 MHz, $R = 3m$ in open air. If the total range of the application is beyond the unambiguous range for a given modulation frequency, de-aliasing can be enabled to extend the unambiguous range. The OPT8320 employs a dual modulation frequency technique to extend the unambiguous range. Two different frames are used to phase data corresponding to base frequency and supplementary frequency. The supplementary frequency is chosen to be lower than the base frequency and sets the unambiguous range. For example, if the base frequency is F , the supplementary frequency is chosen to be $F / 4$ to increase the unambiguous range by four times. The data from the two frames can then be combined to obtain the unambiguous phase. To provide a full 16-bit phase after range extension, the flag bits in the data stream are replaced by the MSBs of the de-aliased phase automatically when de-aliasing is enabled.

7.3.4.2.1 Procedure for Enabling De-Aliasing Mode

- 1. Disable the timing generator by setting the TG_EN parameter to 0.
- 2. Set the ALT_FRM_EN parameter to enable alternate frames.
- 3. Set the ALT FREQ SEL parameter to select the range extension ratio.
- 4. Set the phase calibration parameters for each frequency as described in the *[Phase Offset Correction](#page-21-0)* section.
- 5. Set SUB_FRAME_CNT_MAX1 and SUB_FRAME_CNT_MAX2 for the base and supplementary frames.
- 6. Set the PIX_CNT_MAX parameter to meet the frame rate requirements.
- 7. Set INTG DUTY CYCLE and SUP FRM INTG SCALE to set the integration time for the base and supplementary frames.

- 8. Set the DEALIAS EN parameter to 1 to combine the frames. Note that if the DEALIAS EN parameter is not set, the base and supplementary frame data are given out as is. If the DEALIAS EN parameter is set, the base and supplementary frame data are combined to give out de-aliased data and the effective frame rate must be recalculated as per [Equation 4.](#page-12-4)
- 9. Enable the timing generator using the TG ENABLE parameter.

7.3.4.3 Binning

Multiple pixel data can be averaged to form a single large pixel data. This feature is useful in cases where the application requires less pixel resolution but needs better phase noise performance. Rows and columns can be binned in powers of 2. The programmable parameters are listed in [Table 17.](#page-20-0)

7.3.4.4 Auxiliary Depth Data

Amplitude data represents the amplitude of the received signal at each pixel. If the amplitude is higher, signal amplitude is higher and thus the phase SNR is higher. The amplitude output value is given by [Equation 19](#page-20-1):

$$
Amplitude = 4\sqrt{2} \times \left(2^{12} \times Signal\,Amplitude \times 0.825\right)
$$

where

• the signal amplitude is the amplitude of the single-ended modulating signal (A or B) generated on the pixel in each quad (19)

When binning is enabled, the signal amplitude is the vector sum of the signals of all the binned pixels divided by the nearest power of 2 that is greater than the number of pixels binned together.

Ambient data are an indicator of the non-modulating component of voltage on the pixels. Ambient data are the sum of the ambient light, pixel offsets, and the non-demodulated component of the ToF illumination. The output ambient data values decrease with increase in voltage. Therefore, near-zero values indicate pixel saturation.

The OPT8320 provides masking of data based on the amplitude and single-ended voltage values in a pixel for the purpose of basic filtering. The related parameters are listed in [Table 18.](#page-20-2)

Flags[3:0] indicate important pixel data reliability parameters. The flags are described in [Table 19](#page-21-1).

Table 19. Flag Data

When de-aliasing is enabled, an additional option to provide flags instead of ambient data is provided using the MV_FLAGS_TO_AMBIENT parameter.

7.3.4.5 Phase Offset Correction

Time delay between sensor modulation and the illumination modulation manifests as phase offset. The offset must be calibrated individually for each system because this delay can vary from one system to another. The measured offset can be programmed into a PHASE_CORR parameter in the OPT8320 registers. The device adds the PHASE CORR parameter to the computed phase. The programmable parameters are listed in [Table 20](#page-21-2).

Table 20. Phase Offset Correction Parameters

System delays in the illumination and sensor modulation path can vary differently as a result of temperature variations. This variation leads to a change in the measured phase. To compensate for phase change versus temperature, the OPT8320 uses two programmable temperature coefficients. The built-in temperature sensor in the OPT8320 is used for measuring the ToF sensor temperature, and an external I²C interface-based temperature sensor is used for measuring the illumination driver temperature. The programmable parameters are listed in [Table 21](#page-21-3).

Table 21. Temperature Coefficient Parameters

Phase correction resulting from temperature variation is calculated by the OPT8320, and is shown in [Equation 20:](#page-21-4)

PHASE_CORR_TEMP =

 $\textit{COEFF}_\textit{ILLUM}\times\textit{(TILLUM}-\textit{TLLUM}_\textit{CALIB})\,+\textit{COEFF}_\textit{SENSOR}\times\textit{(TSENSOR}-\textit{TSENSOR}_\textit{CALIB})$ Calibration Scale

where

• calibration scale is calculated as per [Table 21.](#page-21-3) (20)

When de-aliasing is not used, the final phase value given out by the OPT8320 is calculated by [Equation 21:](#page-22-0)

Corrected Phase Computed Phase + PHASE_CORR_1 + PHASE_CORR_TEMP

(21)

When de-aliasing is used, phase correction on individual frequency measurements is applied before combining the phase information to compute the final unambiguous phase. The OPT8320 provides separate correction blocks for measurements using each frequency because individual frequency measurements can have different offsets and temperature coefficients. The temperature coefficients for the supplementary frequency are internally computed using the coefficients for the base frequency. When de-aliasing is used, for the purpose of calibration, streaming of individual frequency data can be enabled in place of de-aliased data by setting the DEALIAS_EN parameter to 0.

7.3.5 Output Data Interface

The OPT8320 has a programmable parallel CMOS output interface module that gives an option to interface the device to a wide variety of host processors. The output signals are shown in [Figure 8](#page-22-1) and listed in [Table 22.](#page-22-2)

Figure 8. Output Block Diagram

[OPT8320](http://www.ti.com/product/opt8320?qgpn=opt8320) SBAS748 –DECEMBER 2015 **www.ti.com**

7.3.5.1 Output Data Format

The depth information can be arranged in various configurations as per the host application requirements using register controls.

7.3.5.1.1 Arrangement of Bytes

Each pixel data are represented using 32 bits of data. This data can be broken down into:

- 12 bits of amplitude (C) data
- 4 bits of ambient (A) data
- 12 bits of phase (P) data
- 4 bits of flags (F) data

The structure of the 32-bit data is shown in [Table 23.](#page-23-0)

Table 23. 4-Byte Mode Word Structure

Ambient and amplitude information together form a 16-bit word with ambient data in the MSBs. Flags and phase information together form a 16-bit word with flags data in the MSBs. Data are grouped in sets of eight words to enable efficient arithmetic at the host processor. Within the 16-bit words, the least significant byte is output first, as shown in [Figure 9](#page-23-1).

Figure 9. Group-by-8 Mode

7.3.5.2 Data Output Waveforms

The VD output toggles after the end of the last quad readout in every frame. Depending on the configured output mode, the relation of VD with the data output changes. This section describes the output waveforms for the supported output modes.

7.3.5.2.1 8-Lane Mode: DVP

DVP mode outputs the array data row by row. A frame marker and a row marker are used to indicate the frame and row boundaries respectively. Output data order is least significant byte first. The output timing is shown in [Figure 10](#page-24-0) and [Figure 11.](#page-24-1)

Figure 10. DVP Frame Format

The timing notations are listed in [Table 24](#page-24-2) and the relevant parameters are listed in [Table 25](#page-25-0).

NSTRUMENTS

FXAS

Table 25. DVP Parameters

7.3.5.2.2 1-Lane Mode: SSI

Chip select (OP_CS) indicates the validity of the data presented on the OP_DATAx (where $x = 0$ to 7) pin. For example, if a block-blanking period of two clocks and a block size of four bytes are programmed, OP_CS remains inactive for two clocks and remains active for 32 clock cycles. The timing for this mode is shown in [Figure 12](#page-25-1) and [Figure 13](#page-25-2). The related notations are listed in [Table 24.](#page-24-2) The related register controls are listed in [Table 25](#page-25-0).

A continuing sequence of bytes containing FFh is inserted in the beginning of each frame to indicate the start of frame in this mode. The valid data of the first pixel are the set of bytes following the last FFh in the beginning of the frame.

7.3.5.2.2.1 Serialization Logic in 1-Lane Mode

Each byte of data is serialized and sent out on OP_DATA[4]. Within each byte, the LSB is sent out first. The serialization logic is diagrammatically shown in [Figure 14.](#page-26-0)

Figure 14. Serialization in 1-Lane SSI Mode

7.3.6 Temperature Sensor

The device has an internal temperature sensor to monitor the temperature of the sensor core. The output of the temperature sensor is accessible from a register (*TEMP_SENSOR*). The sensor temperature can be used for the built-in temperature calibration. Temperature data are automatically updated every frame.

7.3.7 Slave I²C Interface

The sensor can be configured by the host processor through an I^2C interface. All registers have update mechanism controls. For example, the registers that affect frame size (such as ROI) are updated only on frame VD. The update control mechanism makes register writes easy because the write operation can happen at any point of time without taking into account the state of the sensor.

The device has two possible slave addresses: 1011000 (58h) and 1011001 (59h) based on the state of the I2C SLV ADDR[0] bit. The register access can be a single read/write or continuous read/write with autoincrementation of the register address. In continuous read/write mode, the appropriate register settings in the ${}^{12}C$ control register is necessary.

The individual registers are 24 bits long in this device. However, the register read/write is in chunks of eight bits. After every 8-bit transfer, the slave expects an acknowledgment from the master in the case of a read or gives out an acknowledgment in the case of a write. [Figure 15](#page-26-1) to [Figure 19](#page-27-1) explain the ${}^{12}C$ format.

Figure 15. I²C Write Example

Figure 16. I2C Register Write

For example, to write 654321h to any register, data must be split into three bytes with the byte order as: 21h, 43h, and 65h. The same holds true for the read sequence. The first byte of data received corresponds to bits 7- 0, bits 15-8, and finally followed by bits 23-16. In [Figure 17](#page-26-2) to [Figure 19](#page-27-1), split up of data (with Ack in between) is shown.

Figure 18. I²C Register Write (Continuous Mode)

Figure 19. I²C Register Read (Continuous Mode)

7.3.8 I²C Master

The I²C master interface is used for reading the temperature from an off-chip temperature sensor on the board. This sensor can be used for calibrating the system parameters with temperature changes. Usually, the external temperature sensor is used for measuring the illumination module temperature. The temperature readings are used internally for calibrating the phase measurement. The related programmable parameters and status registers are listed in [Table 26](#page-27-2).

The temperature readings are refreshed every frame. A single byte read operation is performed on each of the temperature sensors to read the corresponding temperature. The temperature sensors are expected to return the temperature in a single unsigned byte. TI's [TMP103](http://www.ti.com/product/TMP103) series temperature sensors conform to this behavior. For temperature calibration of phase, the value read from the temperature sensor is assumed to be linear with the actual temperature.

7.4 Device Functional Modes

To optimize power, the OPT8320 provides three types of operation:

- 1. Normal operation
- 2. Normal operation with dynamic power-down
- 3. Standby

7.4.1 Normal Operation

The default mode is the normal operation mode. In this mode of operation, no power-save options are available. All sub-systems are operational all the time.

7.4.2 Normal Operation with Dynamic Power-Down

With dynamic power-down enabled, the analog signal chain is powered down at all times except when the sensor readout is being performed. To enable dynamic power-down, the EN_DYN_PDN parameter must be set to 1.

7.4.3 Standby

During standby mode, the TG is stopped and all pins are placed in reset state. Therefore, all sequencing operations come to a halt. I²C transactions remain enabled. To place the OPT8320 in standby mode, the standby input pin must be pulled high or the STANDBY parameter must be set to 1. To bring the device out of standby, the STANDBY parameter must read as 0 and the standby pin must be in a low state.

7.5 Register Maps

7.5.1 Serial Interface Register Map

[Table 27](#page-28-1) lists the serial interface registers.

Table 27. Register Map

[OPT8320](http://www.ti.com/product/opt8320?qgpn=opt8320) SBAS748 –DECEMBER 2015 **www.ti.com**

Register Maps (continued)

Register Maps (continued)

[OPT8320](http://www.ti.com/product/opt8320?qgpn=opt8320) SBAS748 –DECEMBER 2015 **www.ti.com**

Register Maps (continued)

Register Maps (continued)

EXAS STRUMENTS

7.5.1.1 Register Descriptions

7.5.1.1.1 Register 00h (address = 00h) [reset = 0h]

Figure 20. Register 00h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 28. Register 00h Field Descriptions

7.5.1.1.2 Register 02h (address = 02h) [reset = 0h]

Figure 21. Register 02h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 29. Register 02h Field Descriptions

7.5.1.1.3 Register 04h (address = 04h) [reset = 0h]

LEGEND: R/W = Read/Write; -n = value after reset

Table 30. Register 04h Field Descriptions

7.5.1.1.4 Register 05h (address = 05h) [reset = 0h]

Figure 23. Register 05h

LEGEND: R/W = Read/Write; -n = value after reset

Table 31. Register 05h Field Descriptions

7.5.1.1.5 Register 08h (address = 08h) [reset = 4h]

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 32. Register 08h Field Descriptions

7.5.1.1.6 Register 0Bh (address = 0Bh) [reset = 0h]

Figure 25. Register 0Bh

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 33. Register 0Bh Field Descriptions

7.5.1.1.7 Register 0Ch (address = 0Ch) [reset = 100000h]

Figure 26. Register 0Ch

LEGEND: R/W = Read/Write; -n = value after reset

Table 34. Register 0Ch Field Descriptions

7.5.1.1.8 Register 0Eh (address = 0Eh) [reset = 0h]

Figure 27. Register 0Eh

LEGEND: R/W = Read/Write; -n = value after reset

Table 35. Register 0Eh Field Descriptions

7.5.1.1.9 Register 0Fh (address = 0Fh) [reset = 499h]

Figure 28. Register 0Fh

LEGEND: R/W = Read/Write; -n = value after reset

Table 36. Register 0Fh Field Descriptions

7.5.1.1.10 Register 11h (address = 11h) [reset = 4h]

Figure 29. Register 11h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 37. Register 11h Field Descriptions

7.5.1.1.11 Register 12h (address = 12h) [reset = 0h]

Figure 30. Register 12h

LEGEND: R/W = Read/Write; -n = value after reset

Table 38. Register 12h Field Descriptions

7.5.1.1.12 Register 13h (address = 13h) [reset = 40000h]

Figure 31. Register 13h

LEGEND: R/W = Read/Write; -n = value after reset

Table 39. Register 13h Field Descriptions

7.5.1.1.13 Register 14h (address = 14h) [reset = 80000h]

Figure 32. Register 14h

LEGEND: $R/W = Read/W$ rite; $-n = value$ after reset

Table 40. Register 14h Field Descriptions

7.5.1.1.14 Register 15h (address = 15h) [reset = C0000h]

Figure 33. Register 15h

LEGEND: R/W = Read/Write; -n = value after reset

Table 41. Register 15h Field Descriptions

7.5.1.1.15 Register 16h (address = 16h) [reset = 100000h]

Figure 34. Register 16h

LEGEND: R/W = Read/Write; -n = value after reset

Table 42. Register 16h Field Descriptions

7.5.1.1.16 Register 17h (address = 17h) [reset = 140000h]

Figure 35. Register 17h

LEGEND: R/W = Read/Write; -n = value after reset

Table 43. Register 17h Field Descriptions

7.5.1.1.17 Register 18h (address = 18h) [reset = 180000h]

Figure 36. Register 18h

LEGEND: R/W = Read/Write; -n = value after reset

Table 44. Register 18h Field Descriptions

7.5.1.1.18 Register 19h (address = 19h) [reset = 1C0000h]

Figure 37. Register 19h

LEGEND: R/W = Read/Write; -n = value after reset

Table 45. Register 19h Field Descriptions

7.5.1.1.19 Register 1Ah (address = 1Ah) [reset = 200000h]

Figure 38. Register 1Ah

LEGEND: R/W = Read/Write; -n = value after reset

Table 46. Register 1Ah Field Descriptions

7.5.1.1.20 Register 1Bh (address = 1Bh) [reset = 0h]

Figure 39. Register 1Bh

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 47. Register 1Bh Field Descriptions

7.5.1.1.21 Register 1Fh (address = 1Fh) [reset = 3B0000h]

Figure 40. Register 1Fh

LEGEND: R/W = Read/Write; -n = value after reset

Table 48. Register 1Fh Field Descriptions

7.5.1.1.22 Register 20h (address = 20h) [reset = 0h]

Figure 41. Register 20h

LEGEND: R/W = Read/Write; -n = value after reset

Table 49. Register 20h Field Descriptions

7.5.1.1.23 Register 21h (address = 21h) [reset = 40004Fh]

Figure 42. Register 21h

LEGEND: R/W = Read/Write; -n = value after reset

Table 50. Register 21h Field Descriptions

7.5.1.1.24 Register 39h (address = 39h) [reset = 0h]

Figure 43. Register 39h

LEGEND: R/W = Read/Write; -n = value after reset

Table 51. Register 39h Field Descriptions

7.5.1.1.25 Register 3Ah (address = 3Ah) [reset = 0h]

Figure 44. Register 3Ah

LEGEND: $R/W = Read/W$ rite; $-n = value$ after reset

Table 52. Register 3Ah Field Descriptions

7.5.1.1.26 Register 3Bh (address = 3Bh) [reset = 0h]

Figure 45. Register 3Bh

LEGEND: R/W = Read/Write; -n = value after reset

Table 53. Register 3Bh Field Descriptions

7.5.1.1.27 Register 4Fh (address = 4Fh) [reset = 3Fh]

Figure 46. Register 4Fh

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 54. Register 4Fh Field Descriptions

7.5.1.1.28 Register 50h (address = 50h) [reset = C32h]

Figure 47. Register 50h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 55. Register 50h Field Descriptions

7.5.1.1.29 Register 57h (address = 57h) [reset = 1000h]

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 56. Register 57h Field Descriptions

7.5.1.1.30 Register 5Bh (address = 5Bh) [reset = 800000h]

Figure 49. Register 5Bh

LEGEND: $R/W = Read/W$ rite; -n = value after reset

Table 57. Register 5Bh Field Descriptions

7.5.1.1.31 Register 5Ch (address = 5Ch) [reset = 340000h]

Figure 50. Register 5Ch

LEGEND: R/W = Read/Write; -n = value after reset

Table 58. Register 5Ch Field Descriptions

7.5.1.1.32 Register 6Ah (address = 6Ah) [reset = 0h]

Figure 51. Register 6Ah

LEGEND: R/W = Read/Write; -n = value after reset

Table 59. Register 6Ah Field Descriptions

7.5.1.1.33 Register 6Ch (address = 6Ch) [reset = 444h]

Figure 52. Register 6Ch

LEGEND: R/W = Read/Write; -n = value after reset

Table 60. Register 6Ch Field Descriptions

Figure 53. Register 80h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 61. Register 80h Field Descriptions

7.5.1.1.35 Register 81h (address = 81h) [reset = 80h]

Figure 54. Register 81h

LEGEND: $R/W = Read/Write$; $W = Write only$; -n = value after reset

Table 62. Register 81h Field Descriptions

7.5.1.1.36 Register 82h (address = 82h) [reset = 30D4h]

LEGEND: R/W = Read/Write; -n = value after reset

Table 63. Register 82h Field Descriptions

21-0 $|$ PIX_CNT_MAX $|$ R/W $|$ 30D4h $|$ Total frame time divided by the number of sub-frames and quads in

terms of system clock cycles.

Figure 55. Register 82h

Bit Field Type Reset Description

 $23-22$ 0 R/W 0h Always read or write 0.

STRUMENTS

EXAS

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

7.5.1.1.37 Register 83h (address = 83h) [reset = 104h]

Table 64. Register 83h Field Descriptions

54 *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS748&partnum=OPT8320)* Copyright © 2015, Texas Instruments Incorporated

7.5.1.1.38 Register D6h (address = D6h) [reset = 400001h]

Figure 57. Register D6h

LEGEND: R/W = Read/Write; -n = value after reset

Table 65. Register D6h Field Descriptions

7.5.1.1.39 Register D9h (address = D9h) [reset = Ch]

Figure 58. Register D9h

LEGEND: R/W = Read/Write; -n = value after reset

Table 66. Register D9h Field Descriptions

7.5.1.1.40 Register DCh (address = DCh) [reset = 480280h]

Figure 59. Register DCh

LEGEND: R/W = Read/Write; -n = value after reset

Table 67. Register DCh Field Descriptions

7.5.1.1.41 Register DDh (address = DDh) [reset = 1883Ch]

Figure 60. Register DDh

LEGEND: R/W = Read/Write; -n = value after reset

Table 68. Register DDh Field Descriptions

7.5.1.1.42 Register DEh (address = DEh) [reset = 0h]

Figure 61. Register DEh

LEGEND: R/W = Read/Write; -n = value after reset

Table 69. Register DEh Field Descriptions

ISTRUMENTS

Texas

7.5.1.1.43 Register EEh (address = EEh) [reset = 0h]

Figure 62. Register EEh

LEGEND: R/W = Read/Write; -n = value after reset

Table 70. Register EEh Field Descriptions

7.5.1.1.44 Register F2h (address = F2h) [reset = 80000h]

Figure 63. Register F2h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 71. Register F2h Field Descriptions

7.5.1.1.45 Register F5h (address = F5h) [reset = 0h]

Figure 64. Register F5h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 72. Register F5h Field Descriptions

7.5.1.1.46 Register F6h (address = F6h) [reset = 880000h]

Figure 65. Register F6h

LEGEND: R/W = Read/Write; -n = value after reset

Table 73. Register F6h Field Descriptions

Figure 66. Register F7h

LEGEND: R/W = Read/Write; -n = value after reset

Table 74. Register F7h Field Descriptions

7.5.1.1.48 Register F8h (address = F8h) [reset = 0h]

Figure 67. Register F8h

LEGEND: R/W = Read/Write; -n = value after reset

Table 75. Register F8h Field Descriptions

7.5.1.1.49 Register F9h (address = F9h) [reset = 80000h]

LEGEND: R/W = Read/Write; -n = value after reset

Table 76. Register F9h Field Descriptions

7.5.1.1.50 Register FBh (address = FBh) [reset = 1E008h]

Figure 69. Register FBh

LEGEND: R/W = Read/Write; -n = value after reset

Table 77. Register FBh Field Descriptions

7.5.1.1.51 Register FEh (address = FEh) [reset = 21090Fh]

Figure 70. Register FEh

LEGEND: R/W = Read/Write; -n = value after reset

Table 78. Register FEh Field Descriptions

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

ToF cameras provide the complete depth map of a scene. In contrast with the scanning type light detection and ranging (LIDAR) systems, the depth map of the entire scene is captured at the same moment with an array of time-of-flight (ToF) pixels. A broad classification of applications for a 3D camera include:

- Presence detection
- **Object location**
- Movement detection
- 3D scanning

The OPT8320 sensor provides a fully-integrated solution for depth sensing. Apart from being a single-chip solution, the OPT8320 is highly configurable and thus lends itself to a wide gamut of applications. The relatively large pixel size of 30 μm (combined with a large well capacity and shutter operation) offers excellent dynamic range, allowing for both indoor and outdoor solutions. A small sensor format of 1/6" enables systems with very low profile height. Fast readout speeds up to 1000 frames per second (FPS) also enable applications that are very sensitive to motion blur. The block diagram of a complete 3D ToF camera implementation using the OPT8320 is illustrated in [Figure 71.](#page-64-0)

- (1) The external illumination driver is optional. The OPT8320 can modulate up to 150 mA of peak current directly.
- (2) The external temperature sensor is optional. This sensor is typically implemented when an external illumination driver is used.

Figure 71. Application Block Diagram

Application Information (continued)

In order to feasibly perform a quick application analysis, TI provides the [ToF system estimator tool](http://www.ti.com/product/OPT8320) that can be used to estimate the performance of a ToF camera with various configurations. The estimator allows control of the following parameters:

- Depth resolution
- 2D resolution (number of pixels)
- Distance range
- Frame rate
- Field of view (FoV)
- Ambient light (in watts \times nm \times m² around the sensor filter bandwidth)
- Reflectivity of the objects

For more details on how to select the above parameters, see the [ToF system design guide](http://www.ti.com/lit/pdf/sbau219).

8.2 Typical Applications

3D imaging using ToF lends itself to use in a wide gamut of applications. This section covers only a few of the many example applications with the intent of explaining the design procedure. For more details on applications, visit the [TI 3D ToF landing page](http://www.ti.com/ww/en/analog/3dtof/index.shtml).

8.2.1 Gesture Recognition

Gesture recognition is a requirement for augmented or virtual reality systems to enable interaction with virtual objects. Mobile phones, tablets, and computers can also make use of gesture recognition in order to provide a more natural user interaction. Besides already currently functioning as remote controls, mobile phones can also be used as gesture input devices to control other systems such as TVs, projectors, and miscellaneous home appliances. Most of these examples require short-range gesture recognition. This use case is shown in [Figure 72](#page-65-0).

Figure 72. Short-Range Gesture Recognition

8.2.1.1 Design Requirements

The short-range gesture recognition requirements are listed separately in [Table 79](#page-66-0) and [Table 80.](#page-66-1) Since gesture recognition is needed both indoors and outdoors, trade-offs have been made so that the same hardware (including illumination) can be used for both indoor and outdoor applications. The indoor and outdoor modes can be set by simply reconfiguring the OPT8320 timing parameters.

Typical Applications (continued)

Table 79. Indoor Gesture Recognition

Table 80. Outdoor Gesture Recognition

8.2.1.2 Detailed Design Procedure

Using the TI ToF estimator tool, the ToF camera design requirements can be input and the power numbers required for achieving the desired specifications can be obtained. The choice of inputs to the estimator tool is explained in this section.

8.2.1.2.1 Frequencies of Operation

The frequencies of operation are limited by the sensor bandwidth because the illumination source is a laser. Frequencies around 70 MHz to 75 MHz can be used to obtain a good demodulation figure of merit. Because this is a short-range application, de-aliasing is not required and a single frequency of operation is sufficient. 72 MHz is chosen as the operating frequency for this example. The unambiguous range is now given by [Equation 22:](#page-66-2)

Unambiguous Range =
$$
\frac{C}{2 \times f}
$$
 = $\frac{299792458.0 \text{ m/s}}{2 \times 72 \text{ MHz}}$ = 2.08m (22)

8.2.1.2.2 Number of Sub-Frames and Quads

For the case of indoor gesture recognition, only one sub-frame and four quads are used. Using minimal subframes minimizes system noise and allows the use of minimum optical peak and average powers. On the other hand, for the case of outdoor gesture recognition, eight sub-frames are used to make sure that the sensor does not saturate because of high ambient light.

8.2.1.2.3 Integration Duty Cycle

For the indoor case, duty cycle is adjusted to minimize the peak power consumption. If an application requires only indoor operation, peak optical powers below 150 mW can be obtained using just a single laser diode and the internal illumination driver to minimize cost. For the outdoor case, duty cycle is minimized to avoid saturation resulting from high ambient and keeps the peak optical power levels below 300 mW. Dual lasers with an internal illumination driver or a single laser with an external illumination driver can be used for a 300-mW peak optical power operation. In this example, if the system has both indoor and outdoor applications, the outdoor requirements have a greater bearing on the system design because of the higher peak power requirements.

8.2.1.2.4 Field of View (FoV)

Field of view in the horizontal direction is 74.4 degrees. The diagonal FoV can be calculated using [Equation 23](#page-67-0).

$$
FoV(Diagonal) = 2 \times \tan^{-1} \left[\frac{5}{4} \times \tan \left(\frac{74.4^{\circ}}{2} \right) \right] \approx 87^{\circ}
$$
 (23)

The ratio of 5/4 is used to represent the ratio of the diagonal length to the horizontal length of the sensor.

8.2.1.2.5 Lens

A lens with a 1/6" image circle must be chosen. The FoV of the lens must match the requirements (that is, the FoV must be equal to 87 degrees, as calculated in [Equation 23](#page-67-0)). A lower f.no is always better. For this example, use an f.no of 1.2.

8.2.1.2.6 Design Summary

Screen shots of the system estimator tool are provided in [Figure 73](#page-68-0) and [Figure 74.](#page-69-0)

Figure 73. Indoor Gesture Recognition: Screen Shot of the Estimator Tool

Figure 74. Outdoor Gesture Recognition: Screen Shot of the Estimator Tool

8.2.1.3 Application Curves

8.2.2 Collision Avoidance

Autonomous vehicles are becoming increasingly popular for both industrial and home uses. For both robots on the ground and for air-borne drones, collision avoidance is a necessary feature. The fast readout rate that the OPT8320 offers makes the device a natural fit for collision avoidance applications because minimum latency is a critical parameter. The use case for this application is shown in [Figure 77](#page-70-0).

Figure 77. Collision Avoidance

8.2.2.1 Design Requirements

The outdoor example is illustrated in this application because many of the collision avoidance applications are outdoor in nature. The indoor use-case, in comparison, requires lower power. The critical system parameters are listed in [Table 81](#page-70-1).

Table 81. Collision Avoidance

8.2.2.2 Detailed Design Procedure

Using the TI ToF estimator tool, the ToF camera design requirements can be input and the power numbers required for achieving the desired specifications can be obtained. The choice of inputs to the estimator tool is explained in this section.

8.2.2.2.1 Frequencies of Operation

The frequencies of operation are limited by the sensor bandwidth because the illumination source is a laser. Frequencies around 70 MHz to 75 MHz can be used to obtain a good demodulation figure of merit. 72 MHz is chosen as the base operating frequency for this example. The de-aliasing frequency is chose as 9 MHz to extend the range by 8X. The unambiguous range is now given by [Equation 24](#page-71-0):

Unambiguous Range =
$$
\frac{C}{2 \times f} = \frac{299792458.0 \text{ m/s}}{2 \times 9 \text{ MHz}} = 16.66 \text{m}
$$
 (24)

8.2.2.2.2 Number of Sub-Frames and Quads

Because this example shows the case of outdoor collision avoidance in the presence of mid-day sunlight, eight sub-frames are used to make sure that the sensor does not saturate as a result of high ambient light. Also, eight equivalent quads are required for de-aliasing using two frequencies.

8.2.2.2.3 Integration Duty Cycle

Because this is an outdoor application, duty cycle is minimized to avoid saturation resulting from high ambient and keeps the peak optical power levels as low as possible to accommodate single, high-power laser operation.

8.2.2.2.4 Field of View (FoV)

Field of view in the horizontal direction is 77.3 degrees. The diagonal FoV can be calculated using [Equation 25](#page-71-1).

$$
FoV(Diagonal) = 2 \times \tan^{-1} \left[\frac{5}{4} \times \tan \left(\frac{77.3^{\circ}}{2} \right) \right] \approx 90^{\circ}
$$
 (25)

The ratio of 5/4 is used to represent the ratio of the diagonal length to the horizontal length of the sensor.

8.2.2.2.5 Lens

A lens with a 1/6" image circle must be chosen. The FoV of the lens must match the requirements (that is, the FoV must be equal to 90 degrees, as calculated in [Equation 25](#page-71-1)). A lower f.no is always better. For this example, use an f.no of 1.2.

8.2.2.2.6 Design Summary

A screen shot of the system estimator tool is shown in [Figure 78](#page-72-0).

Figure 78. Outdoor Collision Avoidance: Screen Shot of the Estimator Tool

8.2.2.3 Application Curve

Figure 79. Outdoor Collision Avoidance: Depth Resolution vs Object Distance

8.2.3 Autofocus

Mobile phones, point-and shoot-cameras, and even digital single-lens reflex cameras (DSLRs) need assistance for fast focus. The time taken to focus must ideally be less than 100 ms so that the lag is not felt by the user. Fast focus is especially challenging in low light when the contrasts in the image are low. This example demonstrates a near-range, 70-point, auto-focus assistance using just the OPT8320 internal illumination driver and a single laser for mobile and point-and-shoot camera applications. The illustration of the system is shown in [Figure 80](#page-73-0).

Figure 80. Autofocus

8.2.3.1 Design Requirements

A resolution of 10% for object distance is selected for the maximum distance of operation because depth of field (DoF) is relatively wide for most small-sensor cameras. At lower distances, the resolution is relatively better. The requirements are listed in [Table 82](#page-74-0).

Table 82. Autofocus

8.2.3.2 Detailed Design Procedure

Using the TI ToF estimator tool, the ToF camera design requirements can be input and the power numbers required for achieving the desired specifications can be obtained. The choice of inputs to the estimator tool is explained in this section.

8.2.3.2.1 Frequencies of Operation

The frequencies of operation are limited by the sensor bandwidth because the illumination source is a laser. Frequencies around 70 MHz to 75 MHz can be used to obtain a good demodulation figure of merit. 72 MHz is chosen as the base operating frequency for this example. The de-aliasing frequency is chosen as 18 MHz to extend the range by 4X. The unambiguous range is now given by [Equation 26](#page-74-1):

Unambiguous Range =
$$
\frac{C}{2 \times f} = \frac{299792458.0 \text{ m/s}}{2 \times 18 \text{ MHz}} = 8.33 \text{ m}
$$
 (26)

8.2.3.2.2 Number of Sub-Frames and Quads

Because this example can be used even in outdoor autofocus applications, four sub-frames are used to make sure that the sensor does not saturate resulting from high ambient light. Also, eight equivalent quads are required for de-aliasing using two frequencies.

8.2.3.2.3 Integration Duty Cycle

Because autofocus can be potentially used even in outdoor conditions, duty cycle is minimized to avoid saturation resulting from high ambient and keeps the peak optical power levels as low as possible to accommodate single, high-power laser operation.

8.2.3.2.4 Field of View (FoV)

Field of view in the horizontal direction is 54 degrees. The diagonal FoV can be calculated using [Equation 25](#page-71-0).

$$
FoV(Diagonal) = 2 \times \tan^{-1} \left[\frac{5}{4} \times \tan \left(\frac{54}{2} \right) \right] \approx 65 \text{ Degrees}
$$

The ratio of 5/4 is used to represent the ratio of the diagonal length to the horizontal length of the sensor.

(27)

8.2.3.2.5 Lens

A lens with a 1/6" image circle must be chosen. The FoV of the lens must match the requirements (that is, the FoV must be equal to 65 degrees, as calculated in [Equation 25](#page-71-0)). A lower f.no is always better from a depth resolution point of view, but profile height is very important in this application and, therefore, a lens with a lower f.no of 2.4 is preferred to achieve a lower total track length (TTL).

8.2.3.2.6 Design Summary

A screen shot of the system estimator tool is shown in [Figure 81](#page-75-0).

Figure 81. Autofocus Application: Screen Shot of the Estimator Tool

8.2.3.3 Application Curve

ρ represents object reflectivity **Figure 82. Autofocus Application: Depth Resolution vs Object Distance**

8.3 Initialization Set Up

The following initialization sequence must be followed after power-up for proper functionality of the device:

- Hold the device in reset by pulling the RESET pin low.
- Release reset. The device will be in standby mode.
- Enable the timing generator by setting the TG_EN parameter to 1.
- Remove the device from standby mode by setting the STANDBY parameter to 0.
- Disable the timing generator by setting the TG_EN parameter to 0.
- Set INIT_0 to 0Ah for proper functionality.
- Set INIT 1 to 0Ah for proper functionality.
- Set INIT_2 to 01h for proper functionality.
- Set UPDATE SEL to 02h for proper functionality in master mode and 00h in slave mode.
- Set the EN_DYN_PDN parameter to 1 to enable dynamic power-down (optional).
- Set the SHUTTER_EN parameter to 1 in case of high ambient applications (optional).
- Set the timing parameters as per the system requirements.
- If the built-in illumination driver is used, set MOD_CDRIV_EN to 1 and set MOD_CDRIV_CURR to the appropriate value.
- Enable the timing generator by setting the TG_EN parameter to 1.

9 Power Supply Recommendations

The sensor reset noise is sensitive to AVDDH and PVDD supplies. Therefore, linear regulators are recommended for supplying power to the AVDD and PVDD supplies. DC-DC regulators can be used to supply power to the rest of the supplies. Ripple voltage on the V_{MIX} and the SUB_BIAS supplies must be kept at a minimum ($<$ 50 mV) to minimize phase noise resulting from differences between quads. The V_{MIX} regulator must have the bandwidth to supply surge current requirements within a short time of less than 10 µs after the integration period begins because V_{MIX} currents have a pulsed profile.

There is no strict order for the power-on or -off sequence. The V_{MIX} supplies are recommended to be turned on after all supplies have ramped to 90% of their respective values to avoid any power-up surges resulting from high V_{MIX} currents in a non-reset device state.

9.1 Example Power Consumption Numbers

Example power consumption numbers for various frame rates with dynamic power-down enabled are tabulated in [Table 83](#page-77-0). All specifications are at T_A = 25°C, V_{AVDDH} = 3.3 V, V_{AVDD} = 1.8 V, V_{VMIXH} = 1.8 V, V_{DVDD} = 1.8 V, V_{DVDDH} = 3.3 V, V_{PVDD} = 3.3 V, V_{IOVDD} = 3.3 V, V_{SUB_BIAS} = 0 V, integration duty cycle = 20%, system clock frequency = 24 MHz, modulation frequency = 48 MHz, \bar{q} uads = 4, and sub-frames = 4, unless otherwise noted.

FRAME RATE (FPS)	PVDD (mA)	AVDD (mA)	AVDDH (mA)	AVDD PLL (mA)	DVDD (mA)	DVDDH (mA)	IOVDD (mA)	TOTAL POWER ⁽¹⁾ (mW)
	0.4	5.0	1.0		18.5	0.3	4.2	69.0
	0.4	5.2	1.1		18.6	0.3	4.2	69.2
30	0.5	6.7	1.5		19.3	0.3	4.2	74.8
240	$\overline{1.2}$	18.4	5.2		24.3	0.8	4.2	123.7

Table 83. Power consumption details

(1) Total power does not include MIXH power. MIXH power depends on integration time.

9.2 Power Trade-Off

The OPT8320 with its flexible timing and power-supply options, allows several trade-offs between performance and power. The most important parameters are:

- Integration duty cycle: V_{MIXH} power is active during integration time. Lower integration duty cycle results in lower power because V_{MIXH} demands very high currents. At the same time, to maintain the SNR of the system (if the integration duty cycle is reduced), the illumination peak power must be increased. Depending on the ratio of the illumination to the OPT8320 power, the trade-off may be different for each application because efficiency drops with higher peak powers. Also, in high ambient cases, reducing the integration duty cycle may be necessary to avoid saturation.
- V_{MIXH} voltage: In cases where best performance is critical irrespective of the power consumption, V_{MIXH} must be set to the highest voltage allowed. On the other hand, in power-critical, short-range applications, reducing V_{MIXH} reduces the system power consumption significantly.
- Substrate biasing: Although the current consumed on the SUB_BIAS rail is small compared to the power on the V_{MIXH} rail, the performance improvement is significant. The only downside in applying a negative voltage on the SUB_BIAS pin is the need for additional negative voltage regulators.
- Dynamic power-down: When this feature is enabled, the OPT8320 powers down sub-systems when not in use. This feature allows for lower power consumption, particularly in low frame rate cases.

10 Layout

10.1 Layout Guidelines

10.1.1 MIX Supply Decoupling Capacitors

The V_{MIXH} supply has a peak load current requirement of approximately 400 mA during the integration phase. Moreover, a break-before-make circuit is used during the reversal of the demodulation polarity to avoid high through currents. The break-before-make strategy results in a pulse with a drop and a subsequent rise of demodulation current. The pulse duration is typically approximately 1 ns. In order to effectively support the rise in currents, V_{MIXH} decoupling capacitors must be placed very close to the package. Furthermore, use multiple capacitors to reduce the effect of equivalent series inductance and resistance of the decoupling capacitors. Using a combination of 10-nF and 1-nF capacitors next to the V_{MIXH} pins is recommended, as shown in [Figure 85](#page-80-0). Using vias for routing the trace from decoupling capacitors to the package pins must be avoided.

10.1.2 Internal Illumination Driver

The internal illumination driver is a current source driver. The illumination current loop length must be as small as possible because current must to rise and fall rapidly to ensure good optical rise and fall times, as shown in [Figure 85.](#page-80-0) Also, the illumination current ground net (VSS_CDRIV) must be separated from the other ground nets using a ferrite bead.

10.1.3 Thermal Heat Sink and Underfill

Heat sinking must be done from the board side because the OPT8320 is an optical package. Underfill can be used to improve the heat dissipation of the device. The underfill used must be electrically non-conductive and must have good thermal conductance. Use of underfill also improves the board level reliability of the package.

10.1.4 Image Orientation and Optical Centering

The sensor orientation for obtaining an upright image is shown in [Figure 83](#page-78-0).

Default sensor readout direction is shown in grey

Figure 83. Sensor Orientation for Obtaining an Upright Image

Layout Guidelines (continued)

The pixel area and the location of the optical center with respect to the package center is shown in [Figure 84](#page-79-0).

Figure 84. Pixel Area Position

10.2 Layout Example

Figure 85. Layout Example

10.3 Mechanical Assembly Guidelines

10.3.1 Board-Level Reliability

TI chip-on-glass products are designed and tested with underfill to ensure board-level reliability. If a customer chooses to underfill a chip-on-glass product, the following guidelines are recommended to maximize board level reliability:

- The underfill material must extend partially up the package edges. Underfill that ends at the bottom (ball side) of the die degrades reliability.
- The underfill material must have a coefficient of thermal expansion (CTE) closely matched to the CTE of the solder interconnect.
- The underfill material must have a glass transition temperature (Tg) above the expected maximum exposure temperature.

Thermoset ME-525 is a good example of a compatible underfill.

10.3.2 Handling

To avoid dust particles on the sensor, the sensor tray must only be opened in a cleanroom facility. In case of accidental exposure to dust, the recommended method to clean the sensors is to use an isopropyl alcohol (IPA) solution with a micro-fiber cloth swab with no lint. Do not handle the sensor edges with hard or abrasive materials (such as metal tweezers) because the sensor package has a glass outline. Such handling may lead to cracks that can negatively affect package reliability and image quality.

FXAS STRUMENTS

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

TMP103 Data Sheet, [SBOS545](http://www.ti.com/lit/pdf/SBOS545)

Time-of-Flight Camera – An Introduction, [SLOA190](http://www.ti.com/lit/pdf/sloa190)

Introduction to the Time-of-Flight (ToF) System Design, [SBAU219](http://www.ti.com/lit/pdf/sbau219)

[3D ToF System Estimator Tool](http://www.ti.com/product/OPT8320)

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

[TI E2E™ Online Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

[Design Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 4-Feb-2016

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

PACKAGE OUTLINE

NBP0056A COG - 0.745 mm max height

CHIP ON GLASS

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.

EXAMPLE BOARD LAYOUT

NBP0056A COG - 0.745 mm max height

CHIP ON GLASS

NOTES: (continued)

5. PCB pads shift from original positions to prevent solder balls from touching sensor. X and Y direction: 0.05 mm. Corner pads: 0.03 mm.

6. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.

For information, see Texas Instruments literature number SSYZ015 (www.ti.com/lit/ssyz015).

EXAMPLE STENCIL DESIGN

NBP0056A COG - 0.745 mm max height

CHIP ON GLASS

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated