

High End, Multichannel, 32-Bit Floating-Point Audio Processor

FEATURES

Super Harvard Architecture Computer (SHARC) 4 Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit Floating-Point Arithmetic 544 Kbits On-Chip SRAM Memory, Integrated I/O Peripheral I²S Support for 8 Simultaneous Receive and Transmit Channels 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance User-Configurable 544 Kbits On-Chip SRAM Memory 2 External Port, DMA Channels and 8 Serial Port, DMA Channels Decodes Industry Standard Formats Using a 32-Bit Floating Point Implementation for Decoding Dolby® Digital AC-3, Dolby Digital EX Processing Dolby Pro Logic® , 96 kHz, Dolby Pro Logic II Dolby Headphone, Dolby 3/0 DTS® 5.1, DTS-ES® -Discreet 6.1, DTS Matrix and Matrix 3.0, DTS 96/24® , DTS NEO:6 THX® Ultra, Select, Ultra2, 5.1, 7.1, EX SRS® Labs Circle Surround IITM, Virtual Loudspeaker MPEG AAC, MPEG2 Decode, MPEG 2-Channel Decode PCM, PCM 96 kHz HDCD, MLP* Delay 7.1, 96 kHz Bass 7.1, 96 kHz, Bass/Treble 2 Channel ADI Surround: Club, Music, and Stadium AAC (LC), AAC (LC) 2 Channel, AAC MP WaveSurround 5.1 Channel to Headphone, Stereo to Headphone, Channel to Loudspeaker, Stereo to Loudspeaker Downsampling 96 kHz to 48 kHz (2-Channel) 3-Band Equalizer, 2-Channel Encoders: AC-3 2-Channel Consumer Encoder Single Chip DSP-Based Implementation of Digital Audio Algorithms I ²S Compatible Ports Interface to External SDRAM

Melody and SHARC are registered trademarks of Analog Devices, Inc. DTS, DTS-ES, and DTS 96/24 are registered trademarks of Digital Theater Systems, Inc.

Dolby and Pro Logic are registered trademarks of Dolby Laboratories Licensing Corporation.

SRS is a registered trademark and Circle Surround II is a trademark of SRS Labs. THX is a registered trademark of the THX, Ltd.

*MLP is implemented, not certified.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

SST-Melody® -SHARC®

FUNCTIONAL BLOCK DIAGRAM

Easy Interfaces to Audio Codecs 96 kHz Processing Supports Customer Specific Post Processing Automatic Stream Detection and Code Loading Easy to Use Software Architecture Optimized Library of Routines Host Communication Using 16-Bit Parallel Port or SPI Port Highly Flexible Serial Ports SRAM Interface for More Delay

Supports IEC60958 For Bit Streams 8-Channel Output Using TDM Codecs

APPLICATIONS

Home Theater AVR Systems Automotive Audio Receivers Video Game Consoles DVD Players Cable and Satellite Set-Top Boxes Multimedia Audio/Video Gateways

GENERAL DESCRIPTION

The SST-Melody-SHARC family of powerful 32-bit Audio Processors from Analog Devices provides flexible solutions and delivers a host of features across high end and high fidelity audio systems to the AV receiver and DVD markets. It includes multichannel audio decoders, encoders, and post processors for digital audio designs using DSP chipsets in home theater systems and automotive audio receivers.

(continued on page 11)

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com $©$ Analog Devices, Inc., 2002

SST-Melody-SHARC–SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS¹

NOTES

¹See Environmental Conditions section for information on thermal specifications.

²Applies to input and bidirectional pins: DATA31-0, ADDR23-0, BSEL, RD, WR, SW, ACK, SBTS, IRQ2-0, FLAG11-0, HBG, CS, DMAR1, DMAR2, BR2–1, ID2–0, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, BMS, TMS, TDI, TCK, HBR, DR0A, DR1A, DR0B, DR1B, TCLK0, TCLK1, RCLK0, RCLK1, RESET, TRST, PWM_EVENT0, PWM_EVENT1, RAS, CAS, SDWE, SDCKE.

³Applies to input pin CLKIN.

ELECTRICAL CHARACTERISTICS

NOTES

¹ Applies to output and bidirectional pins: DATA31–0, ADDR 23–0, MS3–0, RD, WR, SW, ACK, FLAG11–0, HBG, REDY, DMAG1, DMAG2, BR2–1, CPA, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, DT0A, DT1A, DT0B, DT1B, XTAL, BMS, TDO, EMU, BMSTR, PWM_EVENT0,

PWM_EVENT1, RAS, CAS, DQM, SDWE, SDCLK0, SDCLK1, SDCKE, SDA10.

²See Output Drive Current section for typical drive current capabilities.

 3 Applies to input pins: ACK, $\overline{\text{SBTS}}$, IRQ2–0, $\overline{\text{HBR}}$, $\overline{\text{CS}}$, $\overline{\text{DMAR1}}$, $\overline{\text{DMAR2}}$, ID1–0, BSEL, CLKIN, $\overline{\text{RESFT}}$, TCK (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID1-0 = 01 and another SST-Melody-SHARC is not requesting bus mastership).

⁴ Applies to input pins with internal pull-ups: DR0A, DR1A, DR0B, DR1B, TRST, TMS, TDI.

⁵Applies to three-statable pins: DATA31-0, ADDR 23-0, MS3-0, RD, WR, SW, ACK, FLAG11-0, REDY, HBG, DMAG1, DMAG2, BMS, TDO, RAS, CAS, DQM, SDWE, SDCLK0, SDCLK1, SDCKE, SDA10, and EMU (note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID1-0 = 01 and another SST-Melody-SHARC is not requesting bus mastership).

⁶Applies to three-statable pins with internal pull-ups: DT0A, DT1A, DT0B, DT1B, TCLK0, TCLK1, RCLK0, RCLK1.

 7 Applies to \overline{CPA} pin.

⁸Applies to ACK pin when pulled up.

⁹ Applies to ACK pin when keeper latch enabled.

¹⁰Guaranteed but not tested.

¹¹ Applies to all signal pins.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the SST-Melody-SHARC features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

208-LEAD MQFP PIN CONFIGURATIONS

NC = NO CONNECT

196-BALL CSPBGA PIN CONFIGURATION

208-LEAD MQFP PIN CONFIGURATION

196-BALL CSPBGA PIN CONFIGURATION

PIN FUNCTION DESCRIPTIONS

SST-Melody-SHARC pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR23–0, DATA31–0, FLAG11–0, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTxX, DRxX, TCLKx, RCLKx, TMS, and TDI), which can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

*Three-statable only in EPROM boot mode (when $\overline{\rm BMS}$ is an output).

PIN FUNCTION DESCRIPTIONS (continued)

I = Input, S = Synchronous, P = Power Supply, (O/D) = Open Drain, O = Output, A = Asynchronous, G = Ground, (A/D) = Active Drive, T = Three-state (when SBTS is asserted, or when the SST-Melody-SHARC is a bus slave).

GENERAL DESCRIPTION *(continued from page 1)*

With 32-bit audio quality, the SST-Melody-SHARC audio processor auto-detects and decodes audio formats in real-time, enabling end users to enjoy a theater-quality audio experience in their homes.

The solutions can be customized to meet the exact requirements of the application. This audio DSP system allows designers to make value additions to product features working off the high end base functionality that they are provided with.

Evaluation boards, sample applications and all necessary software support (drivers, and so on) are available. The SST-Melody-SHARC enables OEMs to offer comprehensive and single chip solutions for advanced features in products for end users. SST-Melody-SHARC audio processors enable OEMs to produce high quality, low cost designs featuring decoder algorithms and post processors for DTS-ES Extended Surround (including both DTS-ES Discreet 6.1 and DTS-ES Matrix 6.1), DTS Neo:6, Dolby Digital, Dolby Digital EX, Dolby Pro Logic, Dolby Pro Logic II, Dolby Headphone, DDCE, THX and THX Surround EX, HDCD, MPEG1 Audio Layer 3 (also known as MP3), MPEG2 Audio, AAC, MLP, WaveSurround, SRS 3D Sound and Stereo. The audio processors also include audio encoders for DDCE, MPEG, and MP3.

The cost of development is reduced with the scalable family of code-compatible devices enabling common solutions across product lines. Field upgradeable products with programmable DSP and an optimized library of routines including Dolby and DTS suites, multichannel AAC and all others, along with the best development tools in the industry, reduce the time to market.

SST-Melody-SHARC is the comprehensive answer to the needs of the high end, high quality digital audio market. It delivers a realistic high fidelity audio experience along with a maximum number of features, across price points in the high end DVD markets.

HARDWARE ARCHITECTURE

Hardware architecture covers the interface between DSP and host microcontroller, command processing, data transfer in serial and parallel form, data buffer management, algorithm combinations, MIPS, and memory requirements that are provided.

The multichannel algorithms are implemented and tested on a demo board "PEGASUS II." This stand-alone board accepts compressed digital bit streams as serial input from LD/DVD/CD players or any stream generator and decodes in real time to generate a 2-channel or multichannel PCM stream. It has a microcontroller to scan a small keypad to give commands and select various options, and an LCD for status display.

The SST-Melody-SHARC family (SST-Melody-SHARC) hardware architecture can be broken up into four blocks:

- The Core Processor
- Dual-Ported SAAM
- **External Port**
- Input/Output Processor

The hardware architecture of the Melody SHARC is complex. It has four independent buses for dual data, one for instructions, and one for I/O fetch. Since the four buses are independent, multiple transactions take place in a single clock cycle. It has two external ports, DMA channels, and eight serial ports. It is a 0.35 µm technology IC operating at 3.3 V.

The SST-Melody-SHARC processor can be interfaced to external peripherals with relative ease. The communication between the SST-Melody-SHARC processor and a host microcontroller utilizes the SPI bus. The host microcontroller can be the master and the SST-Melody-SHARC processor can act as a slave. The peripherals can be controlled by the host microcontroller using the SPI bus. The communication is based on commands and parameters. Status information regarding the SST-Melody-SHARC decoding is periodically updated and made available to the host microcontroller.

The block diagram of the SST-Melody-SHARC illustrates the following architectural features:

- Computation units (ALU, multiplier, and shifter) with a shared data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- Timers with event capture modes
- On-chip, dual-ported SRAM
- External port for interfacing to off-chip memory and peripherals
- Host port and SDRAM interface
- DMA controller
- Enhanced serial ports
- JTAG test access port

We will use the Functional Block Diagram as our reference. We assume the SST-Melody-SHARC communicates with host micro using either direct DMA access or a dual buffer hardware mechanism. SST-Melody-SHARC has an on-chip memory buffer that is used for storing commands/parameters sent by the host to SST-Melody-SHARC and also status information from SST-Melody-SHARC to be sent to host micro. SST-Melody-SHARC has direct access to this memory buffer as it resides on-chip. Host micro has access to this memory using either direct DMA access or a dual buffer hardware mechanism.

There is a definite protocol for passing commands and obtaining status information. Once SST-Melody-SHARC receives a command from host micro, it will process the same and inform host micro of the status. These commands initiate actions like encoding and decoding. Encoding and decoding will result in data processing and the processed data may be delivered over the serial port. For example, while encoding, the PCM data is accepted through the serial port from peripherals like an ADC or S/PDIF receiver. The PCM data is then encoded and stored in an on-chip compressed data buffer. These compressed frames are then accessible to host micro using a high speed DMA or USB port. SST-Melody-SHARC, will prepare the compressed frames in the form of IEC 958 format so that it can be sent out using the serial port or S/PDIF transmitter. Compressed frames can be downloaded by host micro to SST-Melody-SHARC and can be decoded and the resulting PCM data can be sent on serial port transmitter. While commands and data are transferred between host micro and SST-Melody-SHARC over a dual buffer/DMA we need the help of interrupts and a few general-purpose input/ output lines to provide reliable communication.

SOFTWARE ARCHITECTURE

The audio DSP chipsets from Analog Devices allows designers to make value additions to product features working off the high end base functionality that they are provided with. The SST-Melody-SHARC software has the following parts:

- Executive kernel
- Algorithm as library module

The executive kernel has the following functions:

- Power up hardware initialization
- Serial port management
- Automatic stream detect
- Automatic code load
- Command processing
- Interrupt handling
- Data buffer management
- Calling library module
- Status report

The executive kernel gets executed as soon as booting takes place. The hardware resources are initialized in the beginning. The command buffer and general-purpose programmable flag pins are initialized. Various data buffers and memory variables are initialized. Interrupts are programmed and enabled. Then, definite signatures are written "Command buffer" to inform the host that SST-Melody-SHARC is ready to receive the commands. Once commands are issued by host micro, they are executed and appropriate action takes place. Decoding is handled by issuing appropriate commands by host micro.

The kernel communicates with library module for a particular algorithm in a definite way. The details are found in the specific implementation documents. As the kernel is modular, it is easy to customize to different hardware platforms. Most of the time, the user needs to change the initialization code to suit the codec chosen.

SST-MELODY-SHARC GENERAL DESCRIPTION

The SST-Melody-SHARC is a powerful member of the SHARC family of 32-bit processors optimized for cost sensitive applications. The SHARC—Super Harvard Architecture—offers the highest levels of performance and memory integration of any 32-bit DSP in the industry—they are also the only DSPs in the industry that offer both fixed and floating-point capabilities without compromising precision or performance.

Fabricated in a high speed, low power CMOS process, 0.35 µm technology, the SST-Melody-SHARC offers the highest performance by a 32-bit DSP—66 MIPS (198 MFLOPS). With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I lists the performance benchmarks for the SST-Melody-SHARC.

The SST-Melody-SHARC SHARC combines a floating-point DSP core with integrated, on-chip system features, including a 544 Kbit SRAM memory, host processor interface, DMA controller, SDRAM controller, and enhanced serial ports.

Table I. Performance Benchmarks

Benchmark	Timing	Cycles
Cycle Time	15.00 ns	1
1024-Pt Complex FFT (Radix 4, with Digit Reverse)	0.274 ns	18221
Matrix Multiply (Pipelined) $[3 \times 3] \times [3 \times 1]$	135 ns	$\mathbf Q$
$[4 \times 4] \times [4 \times 1]$	240 ns	16
FIR Filter (per Tap)	15 ns	
IIR Filter (per Biquad)	60 ns	4
Divide Y/X	90 ns	6
Inverse Square Root $(1/\sqrt{x})$	135 ns	9
DMA Transfers	264 MBytes/sec	

Figure 2. SST-Melody-SHARC Single-Processor System

Independent, Parallel Computation Units

The arithmetic/logic unit (ALU), multiplier, and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

Data Register File

A general-purpose data register file is used for transferring data between the computation units and the databuses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the SST-Melody-SHARC Harvard architecture, allows unconstrained data flow between computation units and internal memory.

Single-Cycle Fetch of Instruction and Two Operands

The SST-Melody-SHARC features an enhanced Super Harvard Architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data. With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

Instruction Cache

The SST-Melody-SHARC includes an on-chip instruction cache that enables 3-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions that fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

Data Address Generators with Hardware Circular Buffers

The SST-Melody-SHARC's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The SST-Melody-SHARC's two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations for concise programming. For example, the SST-Melody-SHARC can conditionally execute a multiply, an add, a subtract, and a branch all in a single instruction.

SST-MELODY-SHARC FEATURES

The SST-Melody-SHARC is designed to achieve the highest system throughput to enable maximum system performance. It can be clocked by either a crystal or a TTL-compatible clock signal. The SST-Melody-SHARC uses an input clock with a frequency equal to half the instruction rate—a 33 MHz input clock yields a 15 ns processor cycle (which is equivalent to 66 MHz). Interfaces on the SST-Melody-SHARC operate as shown. Hereafter in this document, $1 \times =$ input clock frequency and $2x = \text{processor's instruction rate.}$

The following clock operation ratings are based on $1 \times = 33$ MHz (instruction rate/core = 66 MHz):

SST-Melody-SHARC adds the following architectural features:

Dual-Ported On-Chip Memory

The SST-Melody-SHARC contains 544 Kbits of on-chip SRAM organized into two banks: Bank 0 has 288 Kbits, and Bank 1 has 256 Kbits. Bank 0 is configured with nine columns of $2K \times 16$ bits, and Bank 1 is configured with eight columns of $2K \times 16$ bits. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle (see Figure 4 for the SST-Melody-SHARC Memory Map).

On the SST-Melody-SHARC, the memory can be configured as a maximum of 16K words of 32-bit data, 34K words for 16-bit data, 10K words of 48-bit instructions (and 40-bit data) or combinations of different word sizes up to 544 Kbits. All the memory can be accessed as 16-bit, 32-bit, or 48-bit.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers. Using the DM and PM buses in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the SST-Melody-SHARC's external port.

Off-Chip Memory and Peripherals Interface

The SST-Melody-SHARC's external port provides the processor's interface to off-chip memory and peripherals. The 64 M-word's, off-chip address space is included in the SST-Melody-SHARC's unified address space. The separate on-chip buses—for program memory, data memory, and I/O—are multiplexed at the external port to create an external system bus with a single 24-bit address bus, four memory selects, and a single 32-bit databus. The on-chip Super Harvard Architecture provides 3-bus performance, while the off-chip unified address space gives flexibility to the designer.

SDRAM Interface

The SDRAM interface enables the SST-Melody-SHARC to transfer data to and from synchronous DRAM (SDRAM) at $2\times$ clock frequency. The synchronous approach coupled with $2\times$ clock frequency supports data transfer at a high throughput—up to 220 Mbytes/sec.

The SDRAM interface provides a glueless interface with standard SDRAMs—16 Mbyte, 64 Mbyte, and 128 Mbyte—and includes options to support additional buffers between the SST-Melody-SHARC and SDRAM. The SDRAM interface is extremely flexible and provides capability for connecting SDRAMs to any one of the SST-Melody-SHARC's four external memory banks.

Systems with several SDRAM devices connected in parallel may require buffering to meet overall system timing requirements. The SST-Melody-SHARC supports pipelining of the address and control signals to enable such buffering between itself and multiple SDRAM devices.

Host Processor Interface

The SST-Melody-SHARC's host interface provides easy connection to standard microprocessor buses—8-, 16-, and 32-bit—requiring little additional hardware. Supporting asynchronous transfers at speeds up to $1 \times$ clock frequency, the host interface is accessed through the SST-Melody-SHARC's external port. Two channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the SST-Melody-SHARC's external bus with the host bus request $(\overline{\text{HBR}})$, host bus grant $(\overline{\text{HBG}})$, and ready (REDY) signals. The host can directly read and write the IOP registers of the SST-Melody-SHARC and can access the DMA channel setup and mailbox registers. Vector interrupt support enables efficient execution of host commands.

DMA Controller

The SST-Melody-SHARC's on-chip DMA controller allows zero-overhead, nonintrusive data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the SST-Melody-SHARC's internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the SST-Melody-SHARC's internal memory and its serial ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48 bit internal words is performed during DMA transfers.

Ten channels of DMA are available on the SST-Melody-SHARC eight via the serial ports, and two via the processor's external port (for either host processor, other SST-Melody-SHARC, memory or I/O transfers). Programs can be downloaded to the SST-Melody-SHARC using DMA transfers.

Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines $(\overline{\text{DMAR1}-2}, \overline{\text{DMAG1}-2})$. Other DMA features include interrupt generation on completion of DMA transfers and DMA chaining for automatically linked DMA transfers.

Serial Ports

The SST-Melody-SHARC features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at $1 \times$ clock frequency, providing each with a maximum data

rate of 33 Mbit/s. Each serial port has a primary and a secondary set of transmit and receive channels. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports supports three operation modes: DSP serial port mode, I^2S mode (an interface commonly used by audio codecs), and TDM (Time Division Multiplex) multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with selectable word lengths of three bits to 32 bits. They offer selectable synchronization and transmit modes and optional μ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated. The serial ports also include keyword and keymask features to enhance interprocessor communication.

Programmable Timers and General-Purpose I/O Ports

The SST-Melody-SHARC has two independent timer blocks, each of which performs two functions—Pulsewidth Generation and Pulse Count and Capture.

In Pulsewidth Generation mode, the SST-Melody-SHARC can generate a modulated waveform with an arbitrary pulsewidth within a maximum period of 71.5 secs.

In Pulse Counter mode, the SST-Melody-SHARC can measure either the high or low pulsewidth and the period of an input waveform.

The SST-Melody-SHARC also contains 12 programmable, general-purpose I/O pins that can function as either input or output. As output, these pins can signal peripheral devices; as input, these pins can provide the test for conditional branching.

Program Booting

The internal memory of the SST-Melody-SHARC can be booted at system power-up from an 8-bit EPROM, a host processor, or external memory. Selection of the boot source is controlled by the BMS (Boot Memory Select) and BSEL (EPROM Boot) pins. Either 8-, 16-, or 32-bit host processors can be used for booting. For details, see the descriptions of the BMS and BSEL pins in the Pin Function Descriptions section.

Multiprocessing

The SST-Melody-SHARC offers powerful features tailored to multiprocessing DSP systems. The unified address space allows direct interprocessor accesses of both SST-Melody-SHARC's IOP registers. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing a maximum of two SST-Melody-SHARCs and a host processor. Master processor changeover incurs only one cycle of overhead. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 132 MBytes/s over the external port.

POWER DISSIPATION

These specifications apply to the internal power portion of V_{DD} only. See the Power Dissipation section for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note SHARC Power Dissipation Measurements.

Specifications are based on the following operating scenarios:

To estimate *power consumption* for a specific application, use the following equation where *%* is the amount of time your program spends in that state:

 $\%$ PEAK I_{DDINPEAK} + $\%$ HIGH I_{DDINHIGH} + $\%$ LOW I_{DDINLOW} + $\%$ IDLE16 I_{DDIDLE16} = Power Consumption

Parameter		Test Conditions	Max	Unit
$I_{DDINPEAK}$	Supply Current (Internal) ¹	t_{CK} = 33 ns, V_{DD} = max	470	mA
		t_{CK} = 30 ns, V_{DD} = max	510	mA
$I_{DDINHIGH}$	Supply Current (Internal) ²	t_{CK} = 33 ns, V_{DD} = max	275	mA
		t_{CK} = 30 ns, V_{DD} = max	300	mA
$I_{DDINLOW}$	Supply Current (Internal) 3	t_{CK} = 33 ns, V_{DD} = max	240	mA
		t_{CK} = 30 ns, V_{DD} = max	260	mA
I_{DDIDLE}	Supply Current $(IDLE)^4$	t_{CK} = 33 ns, V_{DD} = max	150	mA
		t_{CK} = 30 ns, V_{DD} = max	155	mA
I_{DDIDLE16}	Supply Current (IDLE16) ⁵	V_{DD} = max	50	mA

Table III. Internal Current Measurement Scenarios

NOTES

¹The test program used to measure I_{DDINPEAK} represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

 $^{2}I_{\rm DDINHIGH}$ is a composite average based on a range of high activity code.

 ${}^{3}I_{\text{DDINLOW}}$ is a composite average based on a range of low activity code.

4 IDLE denotes SST-Melody-SHARC state during execution of IDLE instruction.

⁵IDLE16 denotes SST-Melody-SHARC state during execution of IDLE16 instruction.

OUTPUT DRIVE CURRENT

Figure 3. Typical Drive Currents

TEST CONDITIONS

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_{L} , and the load current, I_L. This decay time can be approximated by the following equation:

$$
t_{DECAY} = \frac{C_L \times \Delta V}{I_L}
$$

The output disable time t_{DIS} is the difference between $t_{MEASURED}$ and t_{DECAY} as shown in Figure 5. The time t_{MEASURED} is the interval from when the reference signal switches to when the output voltage decays ∆V from the measured output high or output low voltage. t_{DECAY} is calculated with test loads C_L and I_L , and with ∆V equal to 0.5 V.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time t_{ENA} is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in Figure 4. If multiple pins (such as the databus) are enabled, the measurement value is that of the first pin to start driving.

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the previous equation. Choose ΔV to be the difference between the SST-Melody-SHARC's output voltage and the input threshold for the device requiring the hold time. A typical ∆V will be 0.4 V. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i.e., t_{DATRWH} for the write cycle).

Figure 4. Output Enable

Figure 5. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

Figure 6. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Capacitive Loading

Output delays and holds are based on standard capacitive loads: 50 pF on all pins. The delay and hold specifications given should be derated by a factor of l.8 ns/50 pF for loads other than the nominal value of 50 pF. Figure 7 and Figure 8 show how output rise time varies with capacitance. Figure 9 shows graphically how output delays and hold vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable time under Test Conditions.) The graphs of Figures 7, 8, and 9 may not be linear outside the ranges shown.

Figure 7. Typical Rise and Fall Time (10%–90% V_{DD})

Figure 8. Typical Rise and Fall Time (0.8 V–2.0 V)

Figure 9. Typical Output Delay or Hold

Power Dissipation

Total power dissipation has two components: one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation depends on the sequence in which instructions execute and the data operands involved. See I_{DDIN} calculation in Electrical Characteristics section. Internal power dissipation is calculated this way:

$$
P_{INT}=I_{DDIN}\times V_{DD}
$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- Number of output pins that switch during each cycle (*O*)
- Maximum frequency at which the pins can switch (*f*)
- Load capacitance of the pins (*C*)
- Voltage swing of the pins (V_{DD})

The external component is calculated using:

$$
P_{EXT}=O\times C\times {V_{DD}}^2\times f
$$

The load capacitance should include the processor's package capacitance (C_{IN}) . The frequency *f* includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of $1/t_{CK}$ while in SDRAM burst mode.

Example: Estimate P_{EXT} with the following assumptions:

- A system with one bank of external memory (32-bit)
- Two $1 M \times 16$ SDRAM chips, each with a control signal load of 3 pF and a data signal load of 4 pF
- External data writes occur in burst mode, two every $1/t_{CK}$ cycles, a potential frequency of $1/t_{CK}$ cycles/s. Assume 50% pin switching
- The external SDRAM clock rate is 60 MHz $(2/t_{CK})$

The P_{EXT} equation is calculated for each class of pins that can drive:

Table IV. External Power Calculations

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation (I_{DDIN}, see calculation in Electrical Characteristics section):

$$
P_{TOTAL} = P_{EXT} + (I_{DDIN} \times V_{DD})
$$

Note that the conditions causing a worst-case *PEXT* differ from those causing a worst-case P_{INT} . Maximum P_{INT} cannot occur while 100% of the output pins are switching from all ones (1s) to all zeros (0s). Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

ENVIRONMENTAL CONDITIONS

Thermal Characteristics

The SST-Melody-SHARC is offered in a 208-lead MQFP and a 196-ball Mini-BGA package.

The SST-Melody-SHARC is specified for a case temperature (*TCASE*). To ensure that *TCASE* is not exceeded, an air flow source may be used.

$$
T_{CASE} = T_{AMB} + (PD \times \theta_{CA})
$$

 T_{CASE} = Case temperature (measured on top surface of package)

PD = Power Dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation)

 θ_{JC} = 7.1°C/W for 208-lead MQFP

 θ_{JC} = 5.1°C/W for 196-ball Mini-BGA

Airflow

Table V. Thermal Characteristics (208-Lead MQFP)

Table VI. 196-Ball Mini-BGA

OUTLINE DIMENSIONS

196-Lead Chip Scale Ball Grid Array [CSPBGA] (BC-196)

Dimensions shown in millimeters **A1 CORNER 15.00 BSC SQ 14 13 12 11 10 9 8 7 6 5 4 3 2 1** $\overline{\mathcal{L}}$ **A B C D E F G H J K L M N 1.00 BSC BALL PITCH** \overline{a} Ω **P TOP VIEW 13.00 BSC SQ BOTTOM VIEW MAX DETAIL A 0.30 MIN** o o o o o o o o $\overline{\bullet}$ **0.70 0.60 0.20 0.50 COPLANARITY BALL DIAMETER SEATING PLANE DETAIL A COMPLIANT TO JEDEC STANDARDS MO-192AAE-1 208-Lead Plastic Quad Flatpack Package [MQFP] (S-208-2)** Dimensions shown in millimeters **30.85 30.60 SQ 0.75 4.10 MAX 0.60 30.35 0.45 208 157 156 1 SEATING PLANE PIN 1 INDICATOR**1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999
1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 **28.20 28.00 SQ** $\frac{1}{1}$ **TOP VIEW (PINS DOWN) 27.80** Free Hill Ŧ **3.60 VIEW A 3.40 52 105 104** 104 **0.20 3.20 0.09 0.50 BSC 0.27** $\frac{0.50}{0.25}$ $| \cdot \cdot \cdot \cdot | \cdot | \cdot \cdot \cdot | \cdot$ **(LEAD PITCH) 0.25 0.08 (LEAD COPLANARITY) (LEAD WIDTH) NOTES:**

VIEW A ROTATED 90 CCW

1. THE ACTUAL POSITION OF EACH LEAD IS WITHIN 0.08 FROM ITS IDEAL POSITION WHEN MEASURED IN THE LATERAL DIRECTION.

2. CENTER DIMENSIONS ARE NOMINAL.

3. DIMENSIONS ARE IN MILLIMETERS AND COMPLY WITH

JEDEC STANDARD MS-029, FA-1.

C03052-0-10/02(0) C03052–0–10/02(0)