

12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter

AD9626

FEATURES

SNR = 64.8 dBFS @ fIN up to 70 MHz @ 250 MSPS ENOB of 10.5 @ fIN up to 70 MHz @ 250 MSPS (−1.0 dBFS) SFDR = 80 dBc @ fIN up to 70 MHz @ 250 MSPS (−1.0 dBFS) Excellent linearity DNL = ±0.3 LSB typical INL = ±0.7 LSB typical CMOS outputs Single data port at up to 250 MHz Interleaved dual port @ ½ sample rate up to 125 MHz 700 MHz full power analog bandwidth On-chip reference, no external decoupling required Integrated input buffer and track-and-hold Low power dissipation 272 mW @ 170 MSPS 364 mW @ 250 MSPS Programmable input voltage range 1.0 V to 1.5 V, 1.25 V nominal 1.8 V analog and digital supply operation Selectable output data format (offset binary, twos complement, Gray code) Clock duty cycle stabilizer Integrated data capture clock

GENERAL DESCRIPTION

Rev. 0

The AD9626 is a 12-bit monolithic sampling analog-to-digital converter optimized for high performance, low power, and ease of use. The product operates at up to a 250 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems. All necessary functions, including a track-and-hold (T/H) and voltage reference, are included on the chip to provide a complete signal conversion solution.

The ADC requires a 1.8 V analog voltage supply and a differential clock for full performance operation. The digital outputs are CMOS compatible and support either twos complement, offset binary format, or Gray code. A data clock output is available for proper output data timing.

Fabricated on an advanced CMOS process, the AD9626 is available in a 56-lead LFCSP, specified over the industrial temperature range (−40°C to +85°C).

APPLICATIONS

Wireless and wired broadband communications Cable reverse path Communications test equipment Radar and satellite subsystems Power amplifier linearization

FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

- 1. High Performance—Maintains 64.9 dBFS SNR @ 250 MSPS with a 70 MHz input.
- 2. Low Power—Consumes only 364 mW @ 250 MSPS.
- 3. Ease of Use—CMOS output data and output clock signal allow interface to current FPGA technology. The on-chip reference and sample-and-hold provide flexibility in system design. Use of a single 1.8 V supply simplifies system power supply design.
- 4. Serial Port Control—Standard serial port interface supports various product functions, such as data formatting, clock duty cycle stabilizer, power-down, gain adjust, and output test pattern generation.
- 5. Pin-Compatible Family—10-bit pin-compatible family offered as the AD9601.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Power Dissipation and Power-Down Mode 20

REVISION HISTORY

11/07-Revision 0: Initial Version

SPECIFICATIONS

DC SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, T_{MIN} = -40°C, T_{MAX} = +85°C, f_{IN} = -1.0 dBFS, full scale = 1.25 V, single port output mode, DCS enabled, unless otherwise noted.

Table 1.

¹ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed.

2 The input range is programmable through the SPI, and the range specified reflects the nominal values of each setting. See the [Memory Map](#page-24-1) section.

³ l_{AVDD} and l_{DRVDD} are measured with a –1 dBFS, 10.3 MHz sine input at rated sample rate.

4 Single data rate mode; this is the default mode of the AD9626.

⁵ Interleaved mode; user-programmable feature. See th[e Memory Map](#page-24-1) section.

AC SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, $T_{MIN} = -40^{\circ}C$, $T_{MAX} = +85^{\circ}C$, $f_{IN} = -1.0$ dBFS, full scale = 1.25 V, , Single Port Output mode, DCS enabled, unless otherwise noted.¹

Table 2.

¹ All ac specifications tested by driving CLK+ and CLK– differentially.
² See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation,* for a complete set of definitions and how these tests we

DIGITAL SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, T_{MIN} = -40°C, T_{MAX} = +85°C, f_{IN} = -1.0 dBFS, full scale = 1.25 V, DCS enabled, unless otherwise noted.

¹ See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation,* for a complete set of definitions and how these tests were completed.
² LVDS R_{TERMINATION} = 100 Ω.

SWITCHING SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, T_{MIN} = -40°C, T_{MAX} = +85°C, f_{IN} = -1.0 dBFS, full scale = 1.25 V, DCS enabled, unless otherwise noted.

¹ See Figure 2.
² See [Figure 3](#page-6-1).

TIMING DIAGRAMS

Figure 3. Interleaved Mode

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

The exposed paddle must be soldered to the ground plane for the LFCSP package. Soldering the exposed paddle to the customer board increases the reliability of the solder joints, maximizing the thermal capability of the package.

Table 6.

Typical θ_{JA} and θ_{JC} are specified for a 4-layer board in still air. Airflow increases heat dissipation, effectively reducing θ_{JA} . In addition, metal in direct contact with the package leads from metal traces, and through holes, ground, and power planes reduces the θ_{IA} .

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

¹ AGND and DRGND should be tied to a common quiet ground plane.

EQUIVALENT CIRCUITS **AVDD 1.2V 10kΩ 10kΩ CLK+ CLKñ** 4
A 07099-003 Figure 5. Clock Inputs

Figure 6. Analog Inputs ($V_{CML} = \sim 1.4$ V)

Figure 7. Equivalent SCLK/DFS, RESET, PDWN Input Circuit

Figure 8. Equivalent CSB Input Circuit

Figure 9. CMOS Outputs (Dx, OVRA, OVRB, DCO+, DCO−)

Figure 10. Equivalent SDIO/DCS Input Circuit

TYPICAL PERFORMANCE CHARACTERISTICS

AVDD = 1.8 V, DRVDD = 1.8 V, rated sample rate, DCS enabled, TA = 25°C, 1.25 V p-p differential input, AIN = −1 dBFS, unless otherwise noted.

Figure 11. AD9626-170 64k Point Single-Tone FFT; 170 MSPS, 10.3 MHz

Figure 12. AD9626-170 64k Point Single-Tone FFT; 170 MSPS, 70.3 MHz

Figure 13. AD9626-170 64k Point Single-Tone FFT; 170 MSPS, 140.3 MHz

Figure 14. AD9626-170 Grounded Input Histogram; 170 MSPS

Figure 15. AD9626-170 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 1.25 V p-p Full Scale; 170 MSPS

Figure 16. AD9626-170 SNR/SFDR vs. Input Amplitude; 140.3 MHz

Figure 18. AD9626-170 Power Supply Current vs. Sample Rate

Figure 20. SNR/SFDR vs. Analog Input Frequency, Interleaved Mode vs. **Temperature**

Figure 21. AD9626-210 64k Point Single-Tone FFT; 210 MSPS, 10.3 MHz

Figure 22. AD9626-210 64k Point Single-Tone FFT; 210 MSPS, 70.3 MHz

Figure 26. AD9626-210 SNR/SFDR vs. Input Amplitude; 210 MSPS, 170.3 MHz

Figure 28. AD9626-210 Power Supply Current vs. Sample Rate

Figure 30. AD9626-250 64k Point Single-Tone FFT; 250 MSPS, 10.3 MHz

Figure 31. AD9626-250 64k Point Single-Tone FFT; 250 MSPS, 70.3 MHz

Figure 32. AD9626-250 64k Point Single-Tone FFT; 250 MSPS, 170.3 MHz

Figure 33. AD9626-250 Grounded Input Histogram; 250 MSPS

Figure 34. AD9626-250 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 1.25 V p-p Full Scale; 250 MSPS

Figure 35. AD9626-250 SNR/SFDR vs. Input Amplitude; 250 MSPS, 170.3 MHz

با 0
5 **5 245 25 45 65 85 105 125 145 165 185 205 225 SAMPLE RATE (MSPS) 100 50 IDVDD (mA)** 07099-045

Figure 37. AD9626 Power Supply Current vs. Sample Rate

THEORY OF OPERATION

The AD9626 architecture consists of a front-end sample-andhold amplifier (SHA) followed by a pipelined switched capacitor ADC. The quantized outputs from each stage are combined into a final 12-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample, while the remaining stages operate on preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier (MDAC). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage simply consists of a flash ADC.

The input stage contains a differential SHA that can be ac- or dc-coupled. The output-staging block aligns the data, carries out the error correction, and passes the data to the output buffers. The output buffers are powered from a separate supply, allowing adjustment of the output voltage swing. During powerdown, the output buffers go into a high impedance state.

ANALOG INPUT AND VOLTAGE REFERENCE

The analog input to the AD9626 is a differential buffer. For best dynamic performance, the source impedances driving VIN+ and VIN− should be matched such that common-mode settling errors are symmetrical. The analog input is optimized to provide superior wideband performance and requires that the analog inputs be driven differentially.

A wideband transformer, such as Mini-Circuits® ADT1-1WT, can provide the differential analog inputs for applications that require a single-ended-to-differential conversion. Both analog inputs are self-biased by an on-chip resistor divider to a nominal 1.4 V.

An internal differential voltage reference creates positive and negative reference voltages that define the 1.25 V p-p fixed span of the ADC core. This internal voltage reference can be adjusted by means of SPI control. See the [AD9626 Configuration Using](#page-21-1) [the SPI](#page-21-1) section for more details.

Differential Input Configurations

Optimum performance is achieved while driving the AD9626 in a differential input configuration. For baseband applications, the [AD8138](http://www.analog.com/ad8138) differential driver provides excellent performance and a flexible interface to the ADC. The output common-mode voltage of the [AD8138 i](http://www.analog.com/ad8138)s easily set to AVDD/2 + 0.5 V, and the driver can be configured in a Sallen-Key filter topology to provide band limiting of the input signal.

Figure 42. Differential Input Configuration Using the [AD8138](http://www.analog.com/ad8138)

At input frequencies in the second Nyquist zone and above, the performance of most amplifiers may not be adequate to achieve the true performance of the AD9626. This is especially true in IF undersampling applications where frequencies in the 70 MHz to 100 MHz range are being sampled. For these applications, differential transformer coupling is the recommended input configuration. The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few millihertz, and excessive signal power can also cause core saturation, which leads to distortion.

In any configuration, the value of the shunt capacitor, C, is dependent on the input frequency and may need to be reduced or removed.

Figure 43. Differential Transformer-Coupled Configuration

As an alternative to using a transformer-coupled input at frequencies in the second Nyquist zone, the [AD8352 d](http://www.analog.com/AD8352)ifferential driver can be used (see [Figure 44](#page-17-1)).

Figure 44. Differential Input Configuration Using the AD8352

CLOCK INPUT CONSIDERATIONS

For optimum performance, the AD9626 sample clock inputs (CLK+ and CLK−) should be clocked with a differential signal. This signal is typically ac-coupled into the CLK+ pin and the CLK− pin via a transformer or capacitors. These pins are biased internally and require no additional bias.

[Figure 45](#page-18-1) shows one preferred method for clocking the AD9626. The low jitter clock source is converted from single-ended to differential using an RF transformer. The back-to-back Schottky diodes across the secondary transformer limit clock excursions into the AD9626 to approximately 0.8 V p-p differential. This helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9626 and preserves the fast rise and fall times of the signal, which are critical to low jitter performance.

Figure 45. Transformer-Coupled Differential Clock

If a low jitter clock is available, another option is to ac couple a differential PECL signal to the sample clock input pins, as shown in [Figure 46](#page-18-2). The [AD9510/](http://www.analog.com/ad9510)[AD9511/](http://www.analog.com/ad9511)[AD9512/](http://www.analog.com/ad9512)[AD9513](http://www.analog.com/ad9513)/ [AD9514/](http://www.analog.com/ad9514)[AD9515](http://www.analog.com/ad9515) family of clock drivers offers excellent jitter performance.

Figure 46. Differential PECL Sample Clock

In some applications, it is acceptable to drive the sample clock inputs with a single-ended CMOS signal. In such applications, CLK+ should be directly driven from a CMOS gate, and the CLK− pin should be bypassed to ground with a 0.1 μF capacitor in parallel with a 39 k Ω resistor (see [Figure 48\)](#page-18-3). Although the CLK+ input circuit supply is AVDD (1.8 V), this input is designed to withstand input voltages up to 3.3 V, making the selection of the drive logic voltage very flexible.

Clock Duty Cycle Considerations

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals. As a result, these ADCs may be sensitive to the clock duty cycle. Commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. The AD9626 contains a duty cycle stabilizer (DCS) that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. This allows a wide range of clock input duty cycles without affecting the performance of the AD9626. When the DCS is on, noise and distortion performance are nearly flat for a wide range of duty cycles. However, some applications may require the DCS function to be off. If so, keep in mind that the dynamic range performance can be affected when operated in this mode. See the [AD9626 Configuration Using the SPI](#page-21-1) section for more details on using this feature.

The duty cycle stabilizer uses a delay-locked loop (DLL) to create the nonsampling edge. As a result, any changes to the sampling frequency require approximately eight clock cycles to allow the DLL to acquire and lock to the new rate.

Clock Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR for a full-scale input signal at a given input frequency (f_A) due only to aperture jitter (t_J) can be calculated by

SNR Degradation = $20 \times log_{10}[1/2 \times \pi \times f_A \times t_J]$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter specifications. IF undersampling applications are particularly sensitive to jitter (see [Figure 50\)](#page-19-1).

The clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9626. Power supplies for clock drivers should be separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or other methods), it should be retimed by the original clock at the last step.

Refer to the AN-501 Application Note and the AN-756 Application Note for more in-depth information about jitter performance as it relates to ADCs (visit www.analog.com).

POWER DISSIPATION AND POWER-DOWN MODE

As shown in [Figure 37,](#page-15-0) the power dissipated by the AD9626 is proportional to its sample rate. The digital power dissipation does not vary much because it is determined primarily by the DRVDD supply and bias current of the LVDS output drivers.

By asserting PDWN (Pin 29) high, the AD9626 is placed in standby mode or full power-down mode, as determined by the contents of Serial Port Register 08. Reasserting the PDWN pin low returns the AD9626 into its normal operational mode.

An additional standby mode is supported by means of varying the clock input. When the clock rate falls below 50 MHz, the AD9626 assumes a standby state. In this case, the biasing network and internal reference remain on, but digital circuitry is powered down. Upon reactivating the clock, the AD9626 resumes normal operation after allowing for the pipeline latency.

DIGITAL OUTPUTS

Digital Outputs and Timing

The off-chip drivers on the AD9626 are CMOS-compatible output levels. The outputs are biased from a separate supply (DRVDD), allowing isolation from the analog supply and easy interface to external logic. The outputs are CMOS devices that swing from ground to DRVDD (with no dc load). It is recommended to minimize the capacitive load the ADC drives by keeping the output traces short (<1 inch, for a total C_{LOAD} < 5 pF). When operating in CMOS mode, it is also recommended to place low value (20 Ω) series damping resistors on the data lines to reduce switching transient effects on performance.

The format of the output data is offset binary by default. An example of the output coding format can be found in [Table 11](#page-23-0). If it is desired to change the output data format to twos complement, see the [AD9626 Configuration Using the SPI](#page-21-1) section.

An output clock signal is provided to assist in capturing data from the AD9626. The DCO+/DCO− signal is used to clock the output data and is equal to the sampling clock (CLK) rate in single port mode, and one-half the clock rate in interleaved output mode. See the timing diagrams shown in [Figure 2](#page-6-2) and [Figure 3](#page-6-3) for more information.

Out-of-Range

An out-of-range condition exists when the analog input voltage is beyond the input range of the ADC. OVRA/OVRB is a digital output that is updated along with the data output corresponding to the particular sampled input voltage. Thus, OVRA/OVRB has the same pipeline latency as the digital data. OVRA/OVRB is low when the analog input voltage is within the analog input range and high when the analog input voltage exceeds the input range, as shown in [Figure 51.](#page-19-2) OVRA/OVRB remains high until the analog input returns to within the input range and another conversion is completed. By logically AND-ing OVRA/OVRB with the MSB and its complement, overrange high or underrange low conditions can be detected.

Figure 51. OVRA/OVRB Relation to Input Voltage and Output Data

TIMING—SINGLE PORT MODE

In single port mode, the CMOS output data is available from Data Port A (DA0 to DA11). The outputs for Port B (DB0 to DB11) are unused, and are high impedance in this mode. The Port A outputs and the differential output data clock (DCO+/DCO−) switch nearly simultaneously during the rising edge of DCO+. In this mode, it is recommended to use the rising edge of DCO− to capture the data from Port A. The setup and hold time depends on the input sample clock period, and is approximately $1/f_{CLK} \pm t_{SKEW}$.

TIMING—INTERLEAVED MODE

In interleaved mode, the output data of the AD9626 is demultiplexed onto two data port buses, Port A (DA0 to DA11) and Port B (DB0− to DB11). The output data and differential data capture clock switch at one-half the rate of the sample clock input (CLK+/CLK−), increasing the setup and hold time for the external data capture circuit relative to single port mode (see [Figure 3](#page-6-3), interleaved mode timing diagram). The two ports switch on alternating sample clock cycles, with the data for Port A being valid during the rising edge of DCO+, and the data for Port B being valid during the rising edge of DCO−. The pipeline latency for both ports is six sample clock cycles. Due to the random nature of the $\div 2$ circuit that generates the timing for the output stage in interleaved mode, the first data sample during power up can be assigned to either Data Port A or Port B. The user cannot control the polarity of the output data clock relative to the input sample clock. In this mode, it is recommended to use the rising edge of DCO+ to capture the data from Port A, and the rising edge of DCO− to capture the data from Port B. In both cases, the setup and hold time depends on the input sample clock period, and both are approximately $2/f_s \pm t$ SKEW.

fS/2 Spurious

Because the AD9626 output data rate is at one-half the sampling frequency in interleaved output mode, there is significant fs/2 energy in the outputs of the part, and there will be significant energy in the ADC output spectrum at $f_s/2$. Care must be taken to be certain that this $f_s/2$ energy does not couple into either the clock circuit or the analog inputs of the AD9626. When fs/2 energy is coupled in this fashion, it appears as a spurious tone reflected around $f_s/4$, $3f_s/4$, $5f_s/4$, and so on. For example, in a 125 MSPS sampling application with a 90 MHz single-tone analog input, this energy generates a tone at 97.5 MHz.

 $[(3 \times 125 \text{ MSPS}/4 - 90 \text{ MHz}) + 3 \times 125 \text{ MSPS}/4]$

Depending on the relationship of the IF frequency to the center of the Nyquist zone, this spurious tone may or may not be in the user's band of interest. Some residual fs/2 energy is present in the AD9601, and the level of this spur is typically below the level of the harmonics at clock rates. [Figure 20](#page-12-0) shows a plot of the $f_s/2$ spur level vs. the analog input frequency for the AD9626-250. For the specifications provided in [Table 2](#page-3-1), the fs/2 spur effect is not a factor, as the device is specified in single port output mode.

LAYOUT CONSIDERATIONS **POWER AND GROUND RECOMMENDATIONS**

When connecting power to the AD9626, it is recommended that two separate supplies be used: one for analog (AVDD, 1.8 V nominal) and one for digital (DRVDD, 1.8 V nominal). If only a single 1.8 V supply is available, it is routed to AVDD first, then tapped off and isolated with a ferrite bead or filter choke with decoupling capacitors proceeding connection to DRVDD. The user can employ several different decoupling capacitors to cover both high and low frequencies. These should be located close to the point of entry at the PC board level and close to the parts with minimal trace length.

A single PCB ground plane is sufficient when using the AD9626. With proper decoupling and smart partitioning of analog, digital, and clock sections of the PCB, optimum performance is easily achieved.

Exposed Paddle Thermal Heat Slug Recommendations

It is required that the exposed paddle on the underside of the ADC be connected to analog ground (AGND) to achieve the best electrical and thermal performance of the AD9626. An exposed, continuous copper plane on the PCB should mate to the AD9626 exposed paddle, Pin 0. The copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. These vias should be solder-filled or plugged.

To maximize the coverage and adhesion between the ADC and PCB, partition the continuous plane by overlaying a silkscreen on the PCB into several uniform sections. This provides several tie points between the two during the reflow process. Using one continuous plane with no partitions guarantees only one tie point between the ADC and PCB. See [Figure 52](#page-21-2) for a PCB layout example. For detailed information on packaging and the PCB layout of chip scale packages, see Application Note AN-772, A Design and Manufacturing Guide for the Lead Frame Chip Scale Package.

Figure 52. Typical PCB Layout

CML

The CML pin should be decoupled to ground with a 0.1 μF capacitor, as shown in [Figure 54.](#page-26-1)

RBIAS

The AD9626 requires the user to place a 10 k Ω resistor between the RBIAS pin and ground. This resistor sets the master current reference of the ADC core and should have at least a 1% tolerance.

AD9626 CONFIGURATION USING THE SPI

The AD9626 SPI allows the user to configure the converter for specific functions or operations through a structured register space inside the ADC. This gives the user added flexibility to customize device operation depending on the application. Addresses are accessed (programmed or read back) serially in one-byte words. Each byte can be further divided down into fields, which are documented in the [Memory Map](#page-24-2) section.

There are three pins that define the serial port interface or SPI to this particular ADC. They are the SPI SCLK/DFS, SPI SDIO/DCS, and CSB pins. The SCLK/DFS (serial clock) is used to synchronize the read and write data presented the ADC. The SDIO/DCS (serial data input/output) is a dual-purpose pin that allows data to be sent and read from the internal ADC memory map registers. The CSB is an active low control that enables or disables the read and write cycles (see [Table 8](#page-21-3)).

Table 8. Serial Port Pins

The falling edge of the CSB, in conjunction with the rising edge of the SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in [Figure 53](#page-22-1) and [Table 10](#page-23-1).

During an instruction phase, a 16-bit instruction is transmitted. Data then follows the instruction phase and is determined by the W0 and W1 bits, which is 1 or more bytes of data. All data is composed of 8-bit words. The first bit of each individual byte of serial data indicates whether this is a read or write command. This allows the serial data input/output (SDIO) pin to change direction from an input to an output.

Data can be sent in MSB or in LSB first mode. MSB first is default on power-up and can be changed by changing the configuration register. For more information about this feature and others, see Interfacing to High Speed ADCs via SPI at <www.analog.com>.

The pins described in [Table 8](#page-21-3) comprise the physical interface between the user's programming device and the serial port of the AD9626. All serial pins are inputs, which is an open-drain output and should be tied to an external pull-up or pull-down resistor (suggested value of 10 kΩ).

This interface is flexible enough to be controlled by either PROMS or PIC mirocontrollers as well. This provides the user with an alternate method to program the ADC other than a SPI **External External**

If the user chooses not to use the SPI interface, some pins serve a dual function and are associated with a specific function when strapped externally to AVDD or ground during device poweron. The [Configuration Without the SPI](#page-22-2) section describes the strappable functions supported on the AD9626.

HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI

In applications that do not interface to the SPI control registers, the SPI SDIO/DCS and SPI SCLK/DFS pins can alternately serve as standalone CMOS-compatible control pins. When the device is powered up, it is assumed that the user intends to use the pins as static control lines for the duty cycle stabilizer. In this mode, the SPI CSB chip select should be connected to ground, which disables the serial port interface.

Table 9. Mode Selection

Figure 53. Serial Port Interface Timing Diagram

Table 10. Serial Timing Definitions

Table 11. Output Data Format

MEMORY MAP **READING THE MEMORY MAP TABLE**

Each row in the memory map table has eight address locations. The memory map is roughly divided into three sections: chip configuration register map (Address 0x00 to Address 0x02), transfer register map (Address 0xFF), and program register map (Address 0x08 to Address 0x2A).

The Addr (Hex) column of the memory map indicates the register address in hexadecimal, and the Default Value (Hex) column shows the default hexadecimal value that is already written into the register, The Bit 7 (MSB) column is the start of the default hexadecimal value given. For example, Hexadecimal Address 0x09, clock, has a hexadecimal default value of 0x01. This means Bit $7 = 0$, Bit $6 = 0$, Bit $5 = 0$, Bit $4 = 0$, Bit $3 = 0$, Bit $2 = 0$, Bit $1 = 0$, and Bit $0 = 1$, or 0000 0001 in binary. The default value enables the duty cycle stabilizer. Overwriting this default so that Bit $0 = 0$ disables the duty cycle stabilizer. For more information on this and other functions, consult the Interfacing to High Speed ADCs via SPI user manual at [www.analog.com.](http://www.analog.com/)

RESERVED LOCATIONS

Undefined memory locations should not be written to other than their default values suggested in this data sheet. Addresses that have values marked as 0 should be considered reserved and have a 0 written into their registers during power-up.

DEFAULT VALUES

Coming out of reset, critical registers are preloaded with default values. These values are indicated in [Table 12](#page-24-3). Other registers do not have default values and retain the previous value when exiting reset.

LOGIC LEVELS

An explanation of various registers follows: "Bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit." Similarly, "clear a bit" is synonymous with "bit is set to Logic 0" or "writing Logic 0 for the bit."

Table 12. Memory Map Register

Figure 54. AD9601 Evaluation Board Schematic Page 1

Figure 55. AD9601 Evaluation Board Schematic Page 2

Table 13. Bill of Materials

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

NOTES

NOTES

©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07099-0-11/07(0)

www.analog.com

Rev. 0 | Page 36 of 36