### ACS8530 SETS

DATASHEET

Synchronous Equipment Timing Source for Stratum 2/3E Systems

### ADVANCED COMMUNICATIONS

#### Description

The ACS8530 is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source (SETS) function in a SONET or SDH Network Element. The device generates SONET or SDH Equipment Clocks (SEC) and Frame Synchronization clocks. The ACS8530 is fully compliant with the required international specifications and standards.

EMTECH

The device supports Free-run, Locked and Holdover modes. It also supports all three types of reference clock source: recovered line clock, PDH network, and node synchronization. The ACS8530 generates independent SEC and BITS clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock.

Two ACS8530 devices can be used together in a Master/ Slave configuration mode allowing system protection against a single ACS8530 failure.

Amicroprocessor port is incorporated, providing access to the configuration and status registers for device setup and monitoring. The ACS8530 supports IEEE 1149.1<sup>[5]</sup> JTAG boundary scan.


#### Block Diagram

#### Features

FINAL

#### Suitable for Stratum 2, 3E, 3, 4E and 4 and SONET Minimum Clock (SMC) or SONET/SDH Equipment Clock (SEC) applications (to Telcordia 1244-CORE<sup>[19]</sup> Stratum 3E, and GR-253<sup>[17]</sup>, and ITU-T G.812<sup>[10]</sup> Type III and G.813<sup>[11]</sup> specifications)

- Accepts 14 individual input reference clocks, all with robust input clock source quality monitoring
- Simultaneously generates nine output clocks, plus two sync pulse outputs
- Absolute Holdover accuracy better than 3 x 10<sup>-10</sup> (manual), 7.5 x 10<sup>-14</sup> (instantaneous); Holdover stability defined by choice of external XO
- Programmable PLL bandwidth, for wander and jitter tracking/ attenuation, 0.5 mHz to 70 Hz in 18 steps
- Automatic hit-less source switchover on loss of input
- Phase Transient Protection and Phase Build-out on locked to reference and on reference switching
- Microprocessor interface Intel, Motorola, Serial, Multiplexed, or boot from EPROM
- Output phase adjustment in 6 ps steps up to ±200 ns
- ◆ IEEE 1149.1 JTAG<sup>[5]</sup> Boundary Scan
- Single 3.3 V operation. 5 V tolerant
- Available in LQFP 100 package
- Lead (Pb) free version available (ACS8530T), RoHS and WEEE compliant.



#### Figure 1 Block Diagram of the ACS8530 SETS



### ADVANCED COMMUNICATIONS Table of Contents

**FINAL** 

Page

#### Section

Description	
Block Diagram	
Features	1
Table of Contents	
Pin Diagram	4
Pin Description	5
Introduction	
General Description	8
Overview	
Input Reference Clock Ports	
Locking Frequency Modes	. 10
PECL/ LVDS/ AMI Input Port Selection	
Clock Quality Monitoring	
Activity Monitoring	
Frequency Monitoring	
Selection of Input Reference Clock Source	
Forced Control Selection	
Automatic Control Selection	
Ultra Fast Switching	
Fast External Switching Mode-SCRSW Pin	. 16
Output Clock Phase Continuity on Source Switchover	. 16
Modes of Operation	16
Free-run Mode	
Pre-locked Mode	
Locked Mode	
Lost-phase Mode	
Holdover Mode	
Pre-locked2 Mode	
DPLL Architecture and Configuration	
TO DPLL Main Features	
T4 DPLL Main Features	
TO DPLL Automatic Bandwidth Controls	
Phase Detectors	
Phase Lock/ Loss Detection	
Damping Factor Programmability	. 22
Local Oscillator Clock	
Output Wander	
Jitter and Wander Transfer	
Phase Build-out	
Input to Output Phase Adjustment	
Input Wander and Jitter Tolerance	
Using the DPLLs for Accurate Frequency and Phase Reporting	
Configuration for Redundancy Protection	
Alignment of Priority Tables in Master and Slave ACS8530	
T4 Generation in Master and Slave ACS8530	
Alignment of the Output Clock Phases in Master and Slave ACS8530	
MFrSync and FrSync Alignment-SYNC2K	
Output Clock Ports	
PECL/LVDS/ AMI Output Port Selection	
Output Frequency Selection and Configuration	. 32



## ACS8530 SETS

## FINAL

DA	TASH	FFT
-		

Section P	'age
Microprocessor Interface	. 43
Introduction to Microprocessor Modes	
Motorola Mode	. 44
Intel Mode	. 46
Multiplexed Mode	. 48
Serial Mode	. 50
EPROM Mode	. 52
Power-On Reset	. 52
Register Map	. 53
Register Organization	
Multi-word Registers	53
Register Access	. 53
Interrupt Enable and Clear	. 53
Defaults	53
Register Descriptions	. 57
Electrical Specifications	134
JTAG	134
Over-voltage Protection	134
ESD Protection	134
Latchup Protection	134
Maximum Ratings	135
Operating Conditions	135
DC Characteristics	
DC Characteristics: AMI Input/ Output Port	139
Jitter Performance	141
Input/ Output Timing	144
Package Information	145
Thermal Conditions	146
Application Information	
References	
Abbreviations	148
	149
Revision Status/ History	150
Notes	
Ordering Information	
Disclaimers	
Contacts	152



ACS8530 SETS


ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8530 Pin Diagram Synchronous Equipment Timing Source for Stratum 2/3E Systems





FINAL

## ACS8530 SETS

DATASHEET

Pin Description

Pin Number	Symbol	I/O	Туре	Description	
12, 13, 16	VD1+, VD3+, VD2+	Р	-	Supply Voltage: Digital supply to gates in analog section, +3.3 Volts $\pm 10\%$	
26	VAMI+	Р	-	Supply Voltage: Digital supply to AMI output, +3.3 Volts ±10%	
33, 39	VDD_DIFFa, VDD_DIFFb	Р	-	Supply Voltage: Digital supply for differential ports, +3.3 Volts ±10%.	
44	VDD5	Р	-	Digital Supply for $+5$ Volts Tolerance to Input Pins. Connect to $+5$ Volts ( $\pm 10\%$ ) for clamping to $+5$ Volts. Connect to VDD for clamping to $+3.3$ Volts. Leave floating for no clamping, input pins tolerant up to $+5.5$ Volts.	
50,61, 85,86	VDDa, VDDd, VDDc, VDDb	Р	-	Supply Voltage: Digital supply to logic, +3.3 Volts ±10%	
6	VA1+	Р	-	Supply Voltage: Analog supply to clock multiplying PLL, +3.3 Volts $\pm 10\%$	
19,91	VA2+, VA3+	Р	-	Supply Voltage: Analog supply to output PLLs, +3.3 Volts ±10%.	
11,14, 15,	DGND1, DGND3, DGND2,	Р	-	Supply Ground: Digital ground for components in PLLs.	
49,62, 84,87	DGNDa, DGNDd, DGNDc, DGNDb	Р	-	Supply Ground: Digital ground for logic.	
29	GND_AMI	Р	-	Supply Ground: Digital ground for AMI output.	
32, 38	GND_DIFFa, GND_DIFFb	Р	-	Supply Ground: Digital ground for differential ports.	
1,5, 20,92	AGND, AGND1, AGND2, AGND3	Р	-	Supply Ground: Analog grounds.	

Note...I = Input, O = Output, P = Power,  $TTL^{U} = TTL$  input with pull-up resistor,  $TTL_{D} = TTL$  input with pull-down resistor.

Table 2 Internally Connected

Pin Number	Symbol	I/O	Туре	Description
3, 4, 17, 22, 96, 97, 98	IC1, IC2, IC3, IC4, IC5, IC6, IC7	-	-	Internally Connected: Leave to Float.

# SEMTECH

### ADVANCED COMMUNICATIONS

### FINAL

DATASHEET

ACS8530 SETS

#### Table 3 Other Pins

Pin Number	Symbol	I/O	Туре	Description
2	TRST	Ι	τις <sub>d</sub>	JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan mode. TRST = 0 for Boundary Scan stand-by mode, still allowing correct device operation. If not used connect to GND or leave floating.
7	TMS	I	πι <sup>υ</sup>	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge of TCK. If not used connect to VDD or leave floating.
8	INTREQ	0	TTL/ CMOS	Interrupt Request: Active High/ Low software Interrupt output.
9	TCK	I	TTLD	JTAG Clock: Boundary Scan clock input. If not used connect to GND or leave floating.
10	REFCLK	I	TTL	Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock).
18	SRCSW	I	TILD	Source Switching: Force Fast Source Switching. See "Fast External Switching Mode-SCRSW Pin" on page 16.
21	TDO	0	TTL/ CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK. If not used leave floating.
23	TDI	I	ΤΤL <sup>U</sup>	JTAG Input: Serial test data Input. Sampled on rising edge of TCK. If not used connect to VDD or leave floating.
24	11	I	AMI	Input Reference 1: Composite clock 64 kHz + 8 kHz.
25	12	I	AMI	Input Reference 2: Composite clock 64 kHz + 8 kHz.
27	TO8NEG	0	AMI	Output Reference 8: Composite clock, 64 kHz + 8 kHz negative pulse.
28	TO8POS	0	AMI	Output Reference 8: Composite clock, 64 kHz + 8 kHz positive pulse.
30	FrSync	0	TTL/ CMOS	Output Reference 10:8 kHz Frame Sync output.
31	MFrSync	0	TTL/ CMOS	Output Reference 11:2 kHz Multi-Frame Sync output.
34, 35	TO6 POS, TO6 NEG	0	LVDS/ PECL	Output Reference 6: Programmable, default 38.88 MHz, default type LVDS.
36, 37	TO7 POS, TO7 NEG	0	PECL/LVDS	Output Reference 7: Programmable, default 19.44 MHz, default type PECL.
40, 41	15 POS, 15 NEG	I	LVDS/ PECL	Input Reference 5: Programmable, default 19.44 MHz, default type LVDS.
42, 43	I6 POS, I6 NEG	I	PECL/LVDS	Input Reference 6: Programmable, default 19.44 MHz, default type PECL.
45	SYNC2K	I	πι <sub>d</sub>	External Sync input: 2 kHz, 4 kHz or 8 kHz for frame alignment.
46	13	I	ΤΤLD	Input Reference 3: Programmable, default 8 kHz.
47	14		ΠLD	Input Reference 4: Programmable, default 8 kHz.
48	17	I	TTLD	Input Reference 7: Programmable, default 19.44 MHz.
51	18	I	TTLD	Input Reference 8: Programmable, default 19.44 MHz.
52	19	I	TTLD	Input Reference 9: Programmable, default 19.44 MHz.
53	110	1	TTLD	Input Reference 10: Programmable, default 19.44 MHz.

# SEMTECH

### ADVANCED COMMUNICATIONS


Table 3 Other Pins (cont...)

Pin Number	Symbol	I/O	Туре	Description	
54	111	Ι	TTLD	Input Reference 11: Programmable, default (Master mode) 1.544/2.048 MHz, default (Slave mode) 6.48 MHz.	
55	112	I	ΤιL <sub>D</sub>	Input Reference 12: Programmable, default 1.544/2.048 MHz.	
56	113	I	πι <sub>d</sub>	Input Reference 13: Programmable, default 1.544/2.048 MHz.	
57	114	I	πι <sub>D</sub>	Input Reference 14: Programmable, default 1.544/2.048 MHz.	
58 - 60	UPSEL(2:0)	I	TTLD	Microprocessor select: Configures the interface for a particular microprocessor type at reset.	
63 - 69	A(6:0)	I	πι <sub>d</sub>	Microprocessor Interface Address: Address bus for the microprocessor interface registers. A(0) is SDI in Serial mode - output in EPROM mode only. A(1) is CLKE in serial mode.	
70	CSB	I	ΤΤL <sup>U</sup>	Chip Select (Active <i>Low</i> ): This pin is asserted <i>Low</i> by the microprocessor to enable the microprocessor interface - output in EPROM mode only.	
71	WRB	Ι	ΤΤL <sup>U</sup>	Write (Active <i>Low</i> ): This pin is asserted <i>Low</i> by the microprocessor to initiate a write cycle. In Motorola mode, WRB = 1 for Read.	
72	RDB	I	ΠL <sup>U</sup>	Read (Active <i>Low</i> ): This pin is asserted <i>Low</i> by the microprocessor to initiate a read cycle.	
73	ALE	I	ΠL <sub>D</sub>	Address Latch Enable: This pin becomes the address latch enable from the microprocessor. When this pin transitions from <i>High</i> to <i>Low</i> , the address bus inputs are latched into the internal registers. ALE = SCLK in Serial mode.	
74	PORB	I	ΤL <sup>U</sup>	Power-On Reset: Master reset. If PORB is forced <i>Low</i> , all internal sta are reset back to default values.	
75	RDY	0	TTL/ CMOS	Ready/ Data Acknowledge: This pin is asserted <i>High</i> to indicate the device has completed a read or write operation.	
76 - 83	AD(7:0)	IO	Τις	Address/ Data: Multiplexed data/ address bus depending on the microprocessor mode selection. AD(0) is SDO in Serial mode.	
88	TO1	0	TTL/ CMOS	Output Reference 1: Programmable, default 6.48 MHz.	
89	TO2	0	TTL/ CMOS	Output Reference 2: Programmable, default 38.88 MHz.	
90	ТОЗ	0	TTL/ CMOS	Output Reference 3: Programmable, default 19.44 MHz.	
93	TO4	0	TTL/ CMOS	Output Reference 4: Programmable, default 38.88 MHz.	
94	TO5	0	TTL/ CMOS	Output Reference 5: Programmable, default 77.76 MHz.	
95	TO9	0	TTL/ CMOS	Output Reference 9: 1.544/2.048 MHz, as per ITU G.783 BITS requirements.	
99	MSTSLVB	I	ΤL <sup>U</sup>	Master/ Slave Select: sets the state of the Master/ Slave selection register, Reg. 34, Bit 1.	
100	SONSDHB	I	ΠL <sub>D</sub>	SONET or SDH Frequency Select: sets the initial power up state (or state after a PORB) of the SONET/ SDH frequency selection registers, Reg. 34, Bit 2 and Reg. 38, Bit 5, Bit 6 and Reg. 64 Bit 4. When set <i>Low</i> , SDH rates are selected (2.048 MHz etc.) and when set <i>High</i> , SONET rates are selected (1.544 MHz etc.) The register states can be changed after power-up by software.	

FINAL

## ACS8530 SETS

DATASHEET



### ADVANCED COMMUNICATIONS

EMTECH

#### FINAL

#### Introduction

The ACS8530 is a highly integrated, single-chip solution for the SETS function in a SONET/ SDH Network Element, for the generation of SEC and Frame/ MultiFrame Synchronization pulses. Digital Phase Locked Loop (DPLL) and direct digital synthesis methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

In Free-run mode, the ACS8530 generates a stable, lownoise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within ±0.02 ppm. In Locked mode, the ACS8530 selects the most appropriate input reference source and generates a stable, low-noise clock signal locked to the selected reference. In Holdover mode, the ACS8530 generates a stable, low-noise clock signal, adjusted to match the last known good frequency of the last selected reference source. A high level of phase and frequency accuracy is made possible by an internal resolution of up to 54 bits and internal Holdover accuracy of up to 7.5 x  $10^{-14}$  (instantaneous). In all modes, the frequency accuracy, jitter and drift performance of the clock meet the requirements of ITU G.736<sup>[7]</sup>, G.742<sup>[8]</sup>, G783<sup>[9]</sup>, G.812<sup>[10]</sup>, G.813<sup>[11]</sup>, G.823<sup>[13]</sup>, G.824<sup>[14]</sup> and Telcordia GR-253-CORE<sup>[17]</sup> and GR-1244-CORE<sup>[19]</sup>.

The ACS8530 supports all three types of reference clock source: recovered line clock, PDH network synchronization timing and node synchronization. The ACS8530 generates independent T0 and T4 clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock.

One key architectural advantage that the ACS8530 has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (OCXO) so that the Free-run or Holdover frequency stability is only determined by the stability of the external

oscillator module. This second key advantage confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application; for example an OCXO for Stratum 3E applications.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly, for example. The PLL bandwidth can be set over a wide range, 0.5 mHz to 70 Hz in 18 steps, to cover all SONET/ SDH clock synchronization applications.

The ACS8530 supports protection. Two ACS8530 devices can be configured to provide protection against a single ACS8530 failure. The protection maintains alignment of the two ACS8530 devices (Master and Slave) and ensures that both ACS8530 devices maintain the same priority table, choose the same reference input and generate the T0 clock, the 8 kHz Frame Synchronization clock and the 2 kHz Multi-Frame Synchronization clock with the same phase. The ACS8530 includes a multistandard microprocessor port, providing access to the configuration and status registers for device setup and monitoring.

#### General Description


#### Overview

The following description refers to the Block Diagram (Figure 1 on page 1).

The ACS8530 SETS device has 14 input clocks, generates 11 output clocks, and has a total of 55 possible output frequencies. There are two main paths through the device: T0 and T4. Each path has an independent DPLL and APLL pair.

The T0 path is a high quality, highly configurable path designed to provide features necessary for node timing synchronization within a SONET/ SDH network. The T4 path is a simpler and less configurable path designed to give a totally independent path for internal equipment synchronization. The device supports use of either or both paths, either locked together or independent.

Of the 14 input references, two are AMI composite clock, two are LVDS/ PECL and the remaining ten are TTL/ CMOS compatible inputs. All the TTL/ CMOS are 3 V and 5 V compatible (with clamping if required by connecting the





#### ADVANCED COMMUNICATIONS

#### FINAL

VDD5 pin). The AMI inputs are  $\pm 1$  V typically A.C. coupled. Refer to the electrical characteristics section for more information on the electrical compatibility and details. Input frequencies supported range from 2 kHz to 155.52 MHz.

Common E1, DS1, OC-3 and sub-divisions are supported as spot frequencies that the DPLLs will directly lock to. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.

An input reference monitor is assigned to each of the 14 inputs. The monitors operate continuously such that at all times the status of all of the inputs to the device are known. Each input can be monitored for both frequency and activity, activity alone, or the monitors can be disabled.

The frequency monitors have a "hard" (rejection) alarm limit and a "soft" (flag only) alarm limit for monitoring frequency, whilst the reference is still within its allowed frequency band. Each input reference can be programmed with a priority number allowing references to be chosen according to the highest priority valid input. The two paths (T0 and T4) have independent priorities to allow completely independent operation of the two paths. Both paths operate either automatic or external source selection.

For automatic input reference selection, the T0 path has a more complex state machine than the T4 path.

The T0 and T4 PLL paths support the following common features:

- Automatic source selection according to input priorities and quality level
- Different quality levels (activity alarm thresholds) for each input
- Variable bandwidth, lock range and damping factor.
- Direct PLL locking to common SONET/ SDH input frequencies or any multiple of 8 kHz
- Automatic mode switching between Free-run, Locked and Holdover states
- Fast detection on input failure and entry into Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks.

There are a number of features supported by the T0 path that are not supported by the T4 path, although these can also all be externally controlled by software.

The additional T0 features supported are:

- Non-revertive mode
- Phase Build-out on source switch (hit-less source switching)
- Phase Build-out following phase hit on locked-to source
- I/ Ophase offset control
- Greater programmable bandwidth from 0.5 mHz to 70 Hz in 18 steps (T4 path programmable bandwidth in 3 steps, 18, 35 and 70 Hz)
- Noise rejection on low frequency input
- Manual Holdover frequency control
- Controllable automatic Holdover frequency filtering
- Frame Sync pulse alignment.

Either the software or an internal state machine controls the operation of the DPLL in the T0 path. The state machine for the T4 path is very simple and cannot be manually/ externally controlled, however the overall operation can be controlled by manual reference source selection. One additional feature of the T4 path is the ability to measure a phase difference between two inputs.

The T0 path DPLL always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins. The T4 path can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. When the T4 path is selected to lock to the T0 path, the T4 DPLL locks to the 8 kHz from the T0 DPLL. This is because all of the frequencies of operation of the T4 path can be divided to 8 kHz and this will ensure synchronization of all the frequencies within the two paths.

Both of the DPLLs' outputs are connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies, as listed in Table 13.

To synchronize the lower output frequencies when the T0 PLL is locked to a high frequency reference input, an additional input is provided. The SYNC2K pin (pin 45) is used to reset the dividers that generate the 2kHz and



FINAL

8 kHz outputs such that the output 2/8 kHz clocks are lined up with the input 2 kHz. This synchronization method allows for example, a master and a slave device to be in precise alignment.

The ACS8530 also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.

### Input Reference Clock Ports

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown. Note that SDH and SONET networks use different default frequencies; the network type is pinselectable (using either the SONSDHB pin or via software). Specific frequencies and priorities are set by configuration.

SDH and SONET networks use different default frequencies; the network type is selectable using the *cnfg\_input\_mode* Reg. 34 Bit 2, *ip\_sonsdhb*.

- For SONET, *ip\_sonsdhb* = 1
- For SDH, *ip\_sonsdhb* = 0.

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 100). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg\_ref\_source\_frequency* register (Reg. 20 - Reg. 2D).

#### Locking Frequency Modes

There are three locking frequency modes that can be configured: Direct Lock, Lock8k and DivN.

#### **Direct Lock Mode**

In Direct Lock Mode, the internal DPLL can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8k and DivN modes (and for special case of 155 MHz), an internal divider is used prior to the DPLL to divide the input frequency before it is used for phase comparisons in the DPLL.

#### Lock8k Mode

Lock8k mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8k can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the *lock8k* bit (Bit 6) in the appropriate *cnfg\_ref\_source\_frequency* register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting *8K edge polarity* (Bit 2 of Reg. 03, *test\_register1*).

#### DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg\_ref\_source\_frequency* register), but must be set so that the frequency after division is 8 kHz.

The DivN function is defined as:

DivN = "Divide by N+1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N+1) where N is an integer from 1 to 12499 inclusive.

Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 12500. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz to 100 MHz, can be supported by using DivN mode.

Note... Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

#### **DivN Examples**

(a) To lock to 2.000 MHz:

- Set the cnfg\_ref\_source\_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 dec) to the DivN register pair Reg. 46/47.

(b) To lock to 10.000 MHz:

(i) The *cnfg\_ref\_source\_frequency* register is set to 10XX0000 (binary) to set the DivN and the



### FINAL

#### DATASHEET

frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).

(ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 dec to the DivN register pair Reg. 46/47.

#### Direct Lock Mode 155 MHz.

The max frequency allowed for phase comparison is 77.76 MHz, so for the special case of a 155 MHz input set to Direct Lock Mode, there is a divide-by-two function automatically selected to bring the frequency down to within the limits of operation.

Table 4 Inpl	ut Reference So	ource Selection	and Priority Table
--------------	-----------------	-----------------	--------------------

#### PECL/LVDS/AMI Input Port Selection

The choice of PECL or LVDS compatibility is programmed via the *cnfg\_differential\_inputs* register, Reg. 36. Unused PECL differential inputs should be fixed with one input *High* (VDD) and the other input *Low* (GND), or set in LVDS mode and left floating, in which case one input is internally pulled *High* and the other *Low*.

An AMI port supports a composite clock, consisting of a 64 kHz AMI clock with 8 kHz boundaries marked by deliberate violations of the AMI coding rules, as specified in ITU recommendation G.703<sup>[6]</sup>. Departures from the nominal pattern are detected within the ACS8530, and may cause reference-switching if too frequent. See section DC Characteristics: AMI Input/ Output Port, for more details. If the AMI port is unused, the pins (I1 and I2) should be tied to GND.

Port Number	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
11	0001	AMI	64/8 kHz (composite clock, 64 kHz + 8 kHz) Default (SONET): 64/8 kHz Default (SDH): 64/8 kHz	2
12	0010	AMI	64/8 kHz (composite clock, 64 kHz + 8 kHz) Default (SONET): 64/8 kHz Default (SDH): 64/8 kHz	3
13	0011	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	4
14	0100	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	5
15	0101	LVDS/ PECL LVDS default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	6
16	0110	PECL/ LVDS PECL default	Up to 155.52 MHz (see Note (ii)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	7
17	0111	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	8
18	1000	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	9
19	1001	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	10
110	1010	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	11
111	1011	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (Master) (SONET): 1.544 MHz Default (Master) (SDH): 2.048 MHz Default (Slave) 6.48 MHz	12/1 (Note (iii))
112	1100	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 1.544 MHz Default (SDH): 2.048 MHz	13



## ACS8530 SETS

DATASHEET

#### ADVANCED COMMUNICATIONS

 Table 4 Input Reference Source Selection and Priority Table (cont...)

Port Number	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
113	1101	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 1.544 MHz Default (SDH): 2.048 MHz	14
114	1110	TTL/ CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 1.544 MHz Default (SDH): 2.048 MHz	15

FINAL

Notes: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/ 2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip\_sonsdhb).

(ii) PECL and LVDS ports support the spot clock frequencies listed above plus 155.52 MHz (and 311.04 MHz for TO6 only).

(iii) Input port I11 is set at priority 12 on the Master SETS IC and priority 1 on the Slave SETS IC, as default on power up (or PORB). The default setup of Master or Slave I11 priority is determined by the MSTSLVB pin.

### **Clock Quality Monitoring**

Clock quality is monitored and used to modify the priority tables of the local and remote ACS8530 devices. For each input, the following parameters are monitored:

- 1. Activity (toggling).
- 2. Frequency (this monitoring is only performed when there is no irregular operation of the clock or loss of clock condition).

In addition, input ports I1 and I2 carry AMI-encoded composite clocks which are monitored by the AMIdecoder blocks. Loss of signal is declared by the decoders when either the signal amplitude falls below +0.3 V or there is no activity for 1 ms.

Any reference source that suffers a loss-of-activity or clock-out-of-band condition will be declared as unavailable.

Clock quality monitoring is a continuous process which is used to identify clock problems. There is a difference in dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected reference sources affect only that source's suitability for selection, whereas anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.


Anomalies detected by the activity detector are integrated in a Leaky Bucket Accumulator (one per input channel). Occasional anomalies do not cause the Accumulator to cross the alarm setting threshold, so the selected reference source is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected reference source being rejected. Anomalies on the currently locked-to input reference clock, whether affecting signal purity or signal frequency, could induce jitter or frequency offsets in the output clock, leading to anomalous behavior. Anomalies on the selected clock, therefore, have to be detected as they occur and the phase locked loop must be temporarily isolated until the clock is once again pure. The clock monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required by the phase locked loop requires an alternative mechanism. The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Holdover mode. This flag can also be read as the main ref failed bit (from Reg. 06, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Holdover mode it is isolated from further disturbances. If the input becomes available again before the activity or frequency monitor rejection alarms have been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode (±180° capture) avoiding cycle slips or glitches caused by trying to lock to an edge 360° away, as would happen with traditional PLLs.

#### Activity Monitoring

The ACS8530 has a combined inactivity and irregularity monitor. The ACS8530 uses a Leaky Bucket Accumulator, which is a digital circuit which mimics the operation of an analog integrator, in which input pulses increase the output amplitude but die away over time. Such integrators

## ACS8530 SETS

DATASHEET



There is one Leaky Bucket Accumulator per input channel. Each Leaky Bucket can select from four configurations (Leaky Bucket Configuration 0 to 3). Each Leaky Bucket Configuration is programmable for size, alarm set and

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/ second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/ sec down to 1 unit/ sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Disgualification of a non-selected reference source is based on inactivity, or on an out-of-band result from the frequency monitors. The currently selected reference source can be disgualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, qualified reference source is selected.

reset thresholds, and decay rate.

FINAL

Each source is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/ wander, then the Accumulator is incremented.

Reference Source bucket\_size Leakv upper\_threshold Bucket Response lower threshold Programmable Fall Slopes (all programmable) Alarm F8530D\_026Inact\_Irreg\_Mon\_02

Inactivities/Irregularities

set). See Figure 3.

EMTECH

are used when alarms have to be triggered either by fairly

together, or by defect events which occur in bursts. Events

alarm. By adjusting the alarm setting threshold, the point at which the alarm is triggered can be controlled. The

which are sufficiently spread out should not trigger the

point at which the alarm is cleared depends upon the

On the alarm setting side, if several events occur close

will be triggered quickly; if events occur a little more

spread out, but still sufficiently close together to

overcome the decay, the alarm will be triggered

alarm clearing threshold. The ability to decay the

amplitude over time allows the importance of defect

together, each event adds to the amplitude and the alarm

eventually. If events occur at a rate which is not sufficient

to overcome the decay, the alarm will not be triggered. On

sufficient time, the amplitude will decay gradually and the

alarm will be cleared when the amplitude falls below the

events to be reduced as time passes by. This means that,

in the case of isolated events, the alarm will not be set,

whereas, once the alarm becomes set, it will be held on

until normal operation has persisted for a suitable time

(but if the operation is still erratic, the alarm will remain


the alarm clearing side, if no defect events occur for a

decay rate and the alarm clearing threshold.

regular defect events, which occur sufficiently close

ADVANCED COMMUNICATIONS

Figure 3 Inactivity and Irregularity Monitoring





EMTECH

### ADVANCED COMMUNICATIONS

#### Interrupts for Activity Monitors

The loss of the currently selected reference source will eventually cause the input to be considered invalid, triggering an interrupt, if not masked. The time taken to raise this interrupt is dependant on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected reference source is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the reference source. Some applications require the facility to switch downstream devices based on the status of the reference sources. In order to provide extra flexibility, it is possible to flag the main ref failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

The default setting is shown in the following:

 $[2^1 x (8 - 4)] / 8 = 1.0$  secs

#### **Frequency Monitoring**

The ACS8530 performs frequency monitoring to identify reference sources which have drifted outside the acceptable frequency range measured with respect either to the output clock or to the XO clock.

The *sts\_reference\_sources* out-of-band alarm for a particular reference source is raised when the reference source is outside the acceptable frequency range. With the default register settings a soft alarm is raised if the drift is outside  $\pm 11.43$  ppm and a hard alarm is raised if the drift is outside  $\pm 15.24$  ppm. Both of these limits are programmable from 3.8 ppm up to 61 ppm.

The ACS8530 DPLL has a programmable lock and capture range frequency limit up to  $\pm 80$  ppm (default is  $\pm 9.2$  ppm).

### Selection of Input Reference Clock Source

Under normal operation, the input reference sources are selected automatically by an order of priority. But, for special circumstances, such as chip or board testing, the selection may be forced by configuration.

#### Leaky Bucket Timing

FINAL

The time taken (in seconds) to raise an inactivity alarm on a reference source that has previously been fully active (Leaky Bucket empty) will be:

(cnfg\_upper\_threshold\_n) / 8

where n is the number (0 to 3) of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg\_upper\_threshold\_n* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive reference source is calculated, for a particular Leaky Bucket, as:

where:

a = cnfg\_decay\_rate\_n b = cnfg\_bucket\_size\_n c = cnfg\_lower\_threshold\_n (where n = the number (0 to 3) of the relevant Leaky Bucket Configuration in each case).

Automatic operation selects a reference source based on its pre-defined priority and its current availability. A table is maintained which lists all reference sources in the order of priority. This is initially defined by the default configuration and can be changed via the microprocessor interface by the Network Manager. In this way, when all the defined sources are active and valid, the source with the highest programmed priority is selected but, if this source fails, the next-highest source is selected, and so on.

Restoration of repaired reference sources is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8530 has two modes of operation; Revertive and Non-revertive.

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the reference source which is currently selected, a switch over will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority then the selected source will be maintained. The re-validation of the reference source will be flagged in the *sts\_sources\_valid* register and, if not masked, will generate an interrupt.



When an automatic selection is required, the force\_select\_reference\_source register LSB 4 bits must be set to all zeros or all ones. The configuration registers,  $cnfg\_ref\_selection\_priority$ , held in the  $\mu$ P port block, consist of seven, 8-bit registers organized as one 4-bit register per input reference port. Each register holds a 4-bit value which represents the desired priority of that particular port. Unused ports should be given the value, 0000, in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the whole of the configuration file will be defaulted to the values defined by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each reference source should be given a unique number; the value values

are 1 to 15 (dec). A value of 0 disables the reference source. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/ Non-revertive mode has no effect on sources with the same priority value.

The input port I11 is also for the connection of the synchronous clock of the T0 output of the Master device (or the active-Slave device), to be used to align the T0 output with the Master (or active-Slave) device if this device is acting in a subordinate-Slave or subordinate-Master role.

#### **Utra Fast Switching**

FINAL

Areference source is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra\_fast\_switch*) is set, then a loss of activity of just a few reference clock cycles will set the *main\_ref\_failed* alarm and cause a reference switch. This can be configured (see Reg. 06, Bit 6) to cause an interrupt to occur instead of, or as well as, causing the reference switch.

The *sts\_interrupts* register Reg. 06 Bit 6 (*main\_ref\_failed*) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the *cnfg\_monitors* register (*los\_flag\_on\_TDO*) is set, then the state of this bit is driven onto the TDO pin of the device.

Note... The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts\_interrupts bit main\_ref\_failed Reg. 06 Bit 6, to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8530 is connected to the TDI pin of the next device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

### ADVANCED COMMUNICATIONS

SEMTECH

Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of reference source as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Also, in a Master/Slave redundancy-protection scheme, the Slave device(s) must follow the Master device. The alignment of the Master and Slave devices is part of the protection mechanism. The availability of each source is determined by a combination of local and remote monitoring of each source. Each input reference source supplied to each ACS8530 device is monitored locally and the results are made available to other devices.

#### Forced Control Selection

A configuration register, *force\_select\_reference\_source* Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the 4 LSB bit value is set to all zeros or all ones (default). To force a particular input ( $I_n$ ), the Bit value is set to n (bin). Forced selection is not the normal mode of operation, and the *force\_select\_reference\_source* variable is defaulted to the all-one value on reset, thereby adopting the automatic selection of the reference source.

#### Automatic Control Selection



#### Fast External Switching Mode-SCRSW Pin


EMTECH


Fast external switching mode, for fast switching between inputs I3 or I5 and I4 or I6, can also be triggered directly from a dedicated pin SRCSW (Figure 4), once the mode has been initialized.

The mode is initialized by either holding SRCSW pin *High* during reset (SRCSW must remain *High* for at least a further 251 ms after PORB has gone *High* - see following Note), or by writing to Reg. 48 Bit 4. After External Protection Switching mode has been initialized, the value on this pin directly selects either I3/ I5 (SRCSW *High*) or I4/ I6 (SRCSW *Low*). If this mode is initialized at reset by pulling the SRCSW pin *High*, then it configures the default frequency tolerance of I3/ I5 and I4/ I6 to ±80 ppm (Reg. 41 and Reg. 42) as opposed to the normal frequency tolerance of ±9.2 ppm. Any of these registers can be subsequently set by external software, if required.

Note... The 251 ms comprises 250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable.

Selection of either input I3 or I5 is determined by the Priority value of I3; if the programmed priority of I3 is 0, then I5 is selected. Similarly, I6 is selected if the programmed priority of I4 is 0.





When external protection switching is enabled, the device will operate as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "locked" state in the *sts\_operating* register (Reg. 09, Bits 2:0).

#### FINAL

## Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit is set to less than  $\pm 30$  ppm or ( $\pm 9.2$  ppm default), the device will always comply with GR-1244-CORE<sup>[19]</sup> specification for Stratum 3 (maximum rate of phase change of 81 ns/1.326 ms), for all input frequencies.

### Modes of Operation

The ACS8530 has three primary modes of operation (Free-run, Locked and Holdover) supported by three secondary, temporary modes (Pre-Locked, Lost-Phase and Pre-Locked2). These are shown in the State Transition Diagram for the T0 DPLL, Figure 5.

The ACS8530 can operate in Forced or Automatic control. On reset, the ACS8530 reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

#### Free-run Mode

The Free-run mode is typically used following a power-on reset or a device reset before network synchronization has been achieved. In the Free-run mode, the timing and synchronization signals generated from the ACS8530 are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input reference source. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register *cnfg\_nominal\_frequency* (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to within ±0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8530 selects a reference source.

#### **Pre-locked Mode**

The ACS8530 will spend a maximum of 100 seconds in the Pre-locked mode. If the device is required to spend up to 700 seconds acquiring lock (e.g. in a Stratum3E





#### ADVANCED COMMUNICATIONS

application) external software will be required to force the device into Locked mode until phase lock has been achieved. Without software control, if the device cannot achieve lock within 100 seconds, the reference is disqualified and a phase alarm is raised on it. The device will then revert to Free-run mode and another reference source, if available, will be selected.

#### Locked Mode

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/ lock detectors (See" Phase Lock/ Loss Detection" on page 21) indicate that the DPLL has remained in phase lock continuously for at least one second. When the ACS8530 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.

#### Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors (See"Phase Lock/Loss Detection" on page 21) indicate that the DPLL has lost phase lock. The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

1. Go to Pre-locked2;

- If a known good stand-by source is available.

2. Go to Holdover;

- If no stand-by sources are available.

#### Holdover Mode

Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available. In this mode, the device resorts to using stored frequency data, acquired when the input reference source was still valid, to control its output frequency.

In Holdover mode, the ACS8530 provides the timing and synchronization signals to maintain the Network Element but is not phase locked to any input reference source. Its output frequency is determined by an averaged version of the DPLL frequency when last in the Locked Mode.

- Automatic Mode (Reg. 34 Bit 4, cnfg\_input\_mode: man\_holdover set Low), or
- Manual Mode (Reg. 34 Bit 4, cnfg\_input\_mode: man\_holdover set High).

#### Automatic Mode

FINAL

In Automatic mode, the device can be configured to operate using either:

• Averaged (Reg. 40 Bit 7, *cnfg\_holdover\_modes, auto\_averaging:* set *High*) or

 Instantaneous (Reg. 40 Bit 7, cnfg\_holdover\_modes, auto\_averaging: set Low).

#### Averaged

In the Averaged mode, the frequency (as reported by *sts\_current\_DPLL\_frequency*, see Reg. 0C, Reg. 0D and Reg. 07) is filtered internally using an Infinite Impulse Response filter, which can be set to either:

• Fast

(Reg. 40 Bit 6, *cnfg\_holdover\_modes, fast\_averaging:* set *High*),

giving a -3 dB filter response point corresponding to a period of approx. eight minutes, or

• Slow

(Reg. 40 Bit 6, *cnfg\_holdover\_modes, fast\_averaging:* set *Low*)

giving a -3 dB filter response point corresponding to a period of approx. 110 minutes.


#### Instantaneous


In Instantaneous mode, the DPLL freezes at the frequency it was operating at the time of entering Holdover mode. It does this by using only its internal DPLL integral path value (as reported in Reg. 0C, 0D, and 07) to determine output frequency. The DPLL proportional path is not used so that any recent phase disturbances have a minimal effect on the Holdover frequency. The integral value used can be viewed as a filtered version of the locked output frequency over a short period of time. The period being in inverse proportion to the DPLL bandwidth setting.



### ADVANCED COMMUNICATIONS FINAL

DATASHEET





Note... The state diagram above is for T0 DPLL only, and the 3-bit state value refers to the register sts\_operating Reg. 09 Bits [2:0] T0\_DPLL\_operating \_mode. By contrast, the T4 DPLL has only automatic operation and can be in one of only two possible states: "Instantaneous Automatic Holdover" with zero frequency offset (its start-up state), or "Locked". The T4 DPLL states are not configurable by the User and there is no "Free-run" state.



#### ADVANCED COMMUNICATIONS

#### FINAL

#### Manual Mode

(Reg. 34 Bit 4, *cnfg\_input\_mode*, *man\_holdover* set *High.*) The Holdover frequency is determined by the value in register *cnfg\_holdover\_frequency* (Reg. 3E, Reg. 3F, and part of Reg. 40). This is a 19-bit signed number, with a LSB resolution of 0.0003068 ppm, which gives an adjustment range of ±80 ppm. This value can be derived from a reading of the register

*sts\_current\_DPLL\_frequency* (Reg. 0D, Reg. 0C and Reg. 07), which gives, in the same format, an indication of the current output frequency deviation, which would be read when the device is locked. If required, this value could be read by external software and averaged over time. The averaged value could then be fed to the *cnfg\_holdover\_frequency* register, ready for setting the averaged frequency value when the device enters Holdover mode. The *sts\_current\_DPLL\_frequency* value is internally derived from the Digital Phase Locked Loop (DPLL) integral path, which represents a short-term average measure of the current frequency, depending on the locked loop bandwidth (Reg. 67) selected.

It is also possible to combine the internal averaging filters with some additional software filtering. For example the internal fast filter could be used as an anti-aliasing filter and the software could further filter this before determining the actual Holdover frequency. To support this feature, a facility to read out the internally averaged frequency has been provided. By setting Reg. 40, Bit 5, *cnfg\_holdover\_modes, read\_average,* the value read back from the *cnfg\_holdover\_frequency* register will be the filtered value. The filtered value is available regardless of what actual Holdover mode is selected. Clearly this results in the register not reading back the data that was written to it.

#### Example: Software averaging to eliminate temperature drift.

Select Manual Holdover mode by setting Reg. 34 Bit 4, *cnfg\_input\_mode, man\_holdover High*.

Select Fast Holdover Averaging mode by setting Reg. 40 Bit 6, *cnfg\_holdover\_modes*, *auto\_averaging High* and Reg. 40 Bit 7 *High*.

Select to be able to read back filtered output by setting Reg. 40 Bit 5, *cnfg\_holdover\_modes*, *read\_average High*.

Software periodically reads averaged value from the *cnfg\_holdover\_frequency* register and the temperature (not supplied from ACS8530). Software processes frequency and temperature and places data in software look-up table or other algorithm. Software writes back

appropriate averaged value into the *cnfg\_holdover\_frequency* register.

Once Holdover mode is entered, software periodically updates the *cnfg\_holdover\_frequency* register using the temperature information (not supplied from ACS8530).

#### Mini-holdover Mode

Holdover mode so far described refers to a state to which the internal state machine switches as a result of activity or frequency alarms, and this state is reported in Reg. 09. To avoid the DPLL's frequency being pulled off as a result of a failed input, then the DPLL has a fast mechanism to freeze its current frequency within one or two cycles of the input clock source stopping. Under these circumstances the DPLL enters Mini-holdover mode; the Mini-holdover frequency used being determined by Reg. 40, Bits [4:3], *cnfg\_holdover\_modes, mini\_holdover\_mode.* 

Mini-holdover mode only lasts until one of the following happens:

- A new source has been selected, or
- The state machine enters Holdover mode, or
- The original fault on the input recovers.

#### External Factors Affecting Holdover Mode

If the external OCXO frequency is varying due to temperature fluctuations in the room, then the instantaneous value can be different from the average value, and then it may be possible to exceed the 0.05 ppm limit (depending on how extreme the temperature fluctuations are). It is advantageous to shield the OCXO to slow down frequency changes due to drift and external temperature fluctuations.

The frequency accuracy of Holdover mode has to meet the ITU-T, ETSI and Telcordia performance requirements. The performance of the external oscillator clock is critical in this mode, although only the frequency stability is important - the stability of the output clock in Holdover is directly related to the stability of the external oscillator.

#### Pre-locked2 Mode

This state is very similar to the Pre-Locked state. It is entered from the Holdover state when a reference source has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority reference source is restored.

The ACS8530 will spend a maximum of 100 seconds in the Pre-locked2 mode. If the device is required to spend



#### FINAL

### DATASHEET

up to 700 seconds acquiring lock (e.g. in a Stratum3E application) external software will be required to force the device into Locked mode until phase lock has been achieved. Without software control, if the device cannot achieve lock within 100 seconds, the reference is disqualified and a phase alarm is raised on it. It will then revert to Holdover mode and another reference source, if available, will be selected.

### DPLL Architecture and Configuration

A Digital PLL gives a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. It is not affected by operating conditions or silicon process variations. Digital synthesis is used to generate all required SONET/ SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLL is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering Analog PLL that reduces the 4.9 ns p-p jitter from the digital down to 500 ps p-p and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low jitter of an APLL. The DPLLs in the ACS8530 are uniquely very programmable for all PLL parameters of bandwidth (from 0.5 mHz up to 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

The T4 DPLL is similar in structure to the T0 DPLL, but since the T4 is only providing a clock synthesis and input to output frequency translation function, with no defined requirement for jitter attenuation or input phase jump absorption, then its bandwidth is limited to the high end and the T4 does not incorporate many of the Phase Buildout and adjustment facilities of the T0 DPLL.

#### TO DPLL Main Features

- Two programmable DPLL bandwidth controls (Locked and Acquisition bandwidth), each with 18 steps from 0.5 mHz to 70 Hz
- Programmable damping factor for optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Input to output phase offset adjustment (Master/ Slave), ±200 ns, 6 ps resolution step size
- PBO phase offset on source switching disturbance down to ±5 ns
- Detection of phase jump on the current source: programmable limit from 1 3.5 us in 100 ms
- Optional automatic Phase Build-out event on a detected input phase jump
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- Holdover frequency averaging with a choice of averaging times: 8 minutes or 110 minutes and value can be read out
- Multiple E1 and DS1 outputs supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs
- 2 kHz and 8 kHz on TO1 to TO7 with programmable pulse width and polarity.

#### **T4 DPLL Main Features**

- A single programmable DPLL bandwidth control: 18 Hz, 35 Hz, or 70 Hz
- Programmable damping factor for optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- DS3/ E3 support (44.736 MHz / 34.368 MHz) at same time as OC-N rates from T0
- Low jitter E1/DS1 options at same time as OC-N rates from T0
- Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
- Low jitter 2 kHz and 8 kHz outputs on TO1 to TO7
- Can use the T4 DPLL as an Independent FrSync DPLL
- Can use the phase detector in T4 DPLL to measure the input phase difference between two inputs.



#### ADVANCED COMMUNICATIONS

#### FINAL

Bit 6 set to 1. In this setting, frequency locking will always be enabled.

The structure of the T0 and T4 PLLs are shown later in Figure 11 in the section on output clock ports. That section also details how the DPLLs and particular output frequencies are configured. The following sections detail some component parts of the DPLL.

#### TO DPLL Automatic Bandwidth Controls

In Automatic Bandwidth Selection mode (Reg. 3B Bit 7), the T0 DPLL bandwidth setting is selected automatically from the Acquisition Bandwidth or Locked Bandwidth configurations programmed in *cnfg\_T0\_DPLL\_acq\_bw* Reg. 69 and *cnfg\_T0\_DPLL\_locked\_bw* Reg. 67 respectively. If this mode is not selected, the DPLL acquires and locks using only the bandwidth set by Reg. 67.

#### **Phase Detectors**

A Phase and Frequency detector is used to compare input and feedback clocks. This operates at input frequencies up to 77.76 MHz. The whole DPLL can operate at spot frequencies from 2 kHz up to 77.76 MHz (155.52 MHz is internally divided down to 77.76 MHz). A common arrangement however is to use Lock8k mode (See Reg. 22 to 2D, Bit 6) where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates. This direct locking capability is one of the unique features of the ACS8530.

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. The following phase detectors are used:

- Phase and frequency detector (±360 deg or ± 180 deg range)
- An Early/ Late Phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection ( $\pm$ 180 deg capture) or the normal  $\pm$  360 deg phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled, and the other phase detectors have detected that phase lock has been achieved. It is possible to disable the selection of nearest edge locking via Reg. 03

The balance between the first two types of phase detector employed can be adjusted via registers 6A to 6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from  $\pm 1$  UI, 3 UI, 7 UI, 15 UI ... up to 8191 UI via Reg. 74, Bits [3:0]. When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multiphase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360 degrees in the loop and will give slower pullin but gives less overshoot. The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

#### Phase Lock/ Loss Detection

Phase lock/ loss detection is handled in several ways. Phase loss can be triggered from:

- The fine phase lock detector, which measures the phase between input and feedback clock
- The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min or max frequency
- Detection of no activity on the input.

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73, 74 and 4D). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use Acquisition or Locked bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74, Bits 3:0; the same register that is used for



FINAL

the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

### Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE<sup>[19]</sup>, G.812<sup>[10]</sup> and G.813<sup>[11]</sup>) specify a wander transfer gain of less than 0.2 dB. GR-253<sup>[17]</sup> specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8530 provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.

Table 5 Available Damping Factors for different DPLLBandwidths, and associated Jitter Peak Values

Bandwidth	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/ dB
0.5 mHz to 4 Hz	1, 2, 3, 4, 5	5	0.1
8 Hz	1	2.5	0.2
	2, 3, 4, 5	5	0.1
18 Hz	1	1.2	0.4
	2	2.5	0.2
	3, 4, 5	5	0.1
35 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4, 5	10	0.06
70 Hz	1	1.2	0.4
	2	2.5	0.2
	3	5	0.1
	4	10	0.06
	5	20	0.03

#### Local Oscillator Clock

The Master system clock on the ACS8530 should be provided by an external clock oscillator of frequency 12.800 MHz. The clock specification is important for meeting the AT&T, ITU/ ETSI and Telcordia performance requirements for Holdover mode. Telcordia specifications require a non-temperature-related drift of less than 1 ppb per day and a drift of 10 ppb over the temperature range 0 to +50° C.

#### Telcordia GR-1244 Specification

Table 6	Stratum 3	E Specification
---------	-----------	-----------------

Parameter	Value
Initial Offset	±1 x 10 <sup>-9</sup>
Offset Over Temperature (Note i)	±10 x 10 <sup>-9 (Note ii)</sup>
Drift Rate Due to Ageing	$\pm 1.16 \times 10^{-14}$ / second <sup>(Note ii)</sup> (= 1 × 10 <sup>-9</sup> / day)

Notes: (i) Figure quoted is for long-term drift over the range  $0^{\circ}C$  to  $+40^{\circ}C$ , but for short-term (<96 hours) the range is  $-5^{\circ}C$  to  $+50^{\circ}C$ . Max rate of drift =  $\pm 30^{\circ}C$ / hr.

(ii) Determined by external XO

Please contact Semtech for information on crystal oscillator suppliers.

#### **Crystal Frequency Calibration**

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value.  $\pm$  50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the *cnfg\_nominal\_frequency* register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note... The default register value (in decimal) = 39321(9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 dec, giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps. Example: If the crystal was oscillating at 12.8 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be: 39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

## ACS8530 SETS

#### Revision 3.02/November 2005 © Semtech Corp.

### Output Wander

Wander and jitter present on the output clocks are dependent on:

- The magnitude of wander and jitter on the selected input reference clock (in Locked mode)
- The internal wander and jitter transfer characteristic (in Locked mode)
- The jitter on the local oscillator clock
- The wander on the local oscillator clock (in Holdover mode).

Wander and jitter are treated in different ways to reflect their differing impacts on network design. Jitter is always strongly attenuated, whilst wander attenuation can be varied to suit the application and operating state. Wander and jitter attenuation is performed using a digital phase locked loop (DPLL) with a programmable bandwidth. This gives a transfer characteristic of a low pass filter, with a programmable pole. It is sometimes necessary to change the filter dynamics to suit particular circumstances - one example being when locking to a new source, the filter can be opened up to reduce locking time and can then be tightened again to remove wander. A change between different bandwidths for locking and for acquisition is handled automatically within the ACS8530.

There may be a phase shift across the ACS8530 between the selected input reference source and the output clock over time, mainly caused by frequency wander in the external oscillator module. Higher stability XOs will give better performance for MTIE. The oscillator becomes more critical at DPLL bandwidth near to or below 0.1 Hz since the rate of change of the DPLL may be slow compared to the rate of change of the oscillator frequency. Shielding of the OCXO can further slow down the rate of change of temperature and hence frequency, thus improving output wander performance.

The phase shift may vary over time but will be constrained to lie within specified limits. The phase shift is characterized using two parameters, MTIE (Maximum Time Interval Error) and TDEV (Time Deviation) which, although being specified in all relevant specifications, differ in acceptable limits in each one. Typical measurements for the ACS8530 are shown in Figure 6, for Locked mode operation. Figure 7 shows a typical measurement of Phase Error accumulation in Holdover mode operation.

The required performance for phase variation during Holdover is specified in several ways and depends on the relevant specification (See "References" on page 148) for example:

- 1. ETSI ETS 300 462-5<sup>[4]</sup>, Section 9.1, requires that the short-term phase error during switchover (i.e. Locked to Holdover to Locked) be limited to an accumulation rate no greater than 0.05 ppm during a 15 second interval.
- 2. ETSI ETS 300 462-5<sup>[4]</sup>, Section 9.2, requires that the long-term phase error in the Holdover mode should not exceed

 $\{(a1+a2)S+0.5bS^2+c\}, where$ 

FINAL

Page 23

a1 = 50 ns/s (allowance for initial frequency offset) a2 = 2000 ns/s (allowance for temperature variation) b =  $1.16 \times 10^{-4} \text{ ns/s}^2$  (allowance for ageing) c = 120 ns (allowance for entry into Holdover mode). S = Elapsed time (s) after loss of external ref. input.

 ANSI Tin1.101-1999<sup>[1]</sup>, Section 8.2.2, requires that the phase variation be limited so that no more than 255 slips (of 125 μs each) occur during the first day of Holdover. This requires a frequency accuracy better than:

 $((24 \times 60 \times 60)+(255 \times 125\mu s))/(24 \times 60 \times 60)$ = 0.37 ppm. Temperature variation is not restricted, except to within the normal bounds of 0 to 50° C.

- 4. Telcordia GR.1244.CORE<sup>[19]</sup>, Section 5.2, shows that an initial frequency offset of 50 ppb is permitted on entering Holdover, whilst a drift over temperature of 280 ppb is allowed; an allowance of 40 ppb is permitted for all other effects.
- ITU G.822<sup>[12]</sup>, Section 2.6, requires that the slip rate during category (b) operation (interpreted as being applicable to Holdover mode operation) be limited to less than 30 slips (of 125 μs each) per hour.

 $((60 \times 60) + (30 \times 125 \ \mu s))/(60 \times 60)) = 1.042 \ ppm$ 




ADVANCED COMMUNICATIONS



FINAL


DATASHEET

Figure 6 Maximum Time Interval Error and Time Deviation of T0 PLL Output Port



F8530D\_027MtieTdevCombF6\_01

Figure 7 Phase Error Accumulation of T0 PLL Output Port in Holdover Mode





#### FINAL

#### DATASHEET

#### Jitter and Wander Transfer

The ACS8530 has a programmable jitter and wander transfer characteristic. This is set by the DPLL bandwidth. The -3 dB jitter transfer attenuation point can be set in the range from 0.5 mHz to 70 Hz in 18 steps. The wander and jitter transfer characteristic is shown in Figure 8. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode, provided that the DPLL bandwidth is set high enough so that the DPLL can compensate quickly enough for any frequency changes in the crystal.

In Free-run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator, as specified in the section See Local Oscillator Clock.

#### Phase Build-out


Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption, out of frequency detection, or complete loss of reference) the second, next

highest priority reference source will be selected, and a PBO event triggered.

ITU-T G.813<sup>[11]</sup> states that the maximum allowable shortterm phase transient response, resulting from a switch from one clock source to another, with Holdover mode entered in between, should be a maximum of 1 us over a 15 second interval. The maximum phase transient or jump should be less than 120 ns at a rate of change of less than 7.5 ppm and the Holdover performance should be better than 0.05 ppm. The ACS8530 performance is well within this requirement. The typical phase disturbance on clock reference source switching will be less than 5 ns on the ACS8530. The PBO requirement, as specified in Telcordia GR-1244-CORE<sup>[19]</sup>, Section 5.7, is that a phase transient of greater than 3.5 µs occurring in less than 0.1 seconds should be absorbed for Stratum 3E level clocks. The ACS8530 can be configured to trigger a PBO event on an input phase transient of between 1 and 3.5 µs, programmable, via Reg. 76.

The PBO operation can be set to operate automatically or it can operate under external control. For example an input phase jump of > 1 to 3.5  $\mu$ s could be absorbed automatically or just flagged by the device with an interrupt raised, the external processor can then decide when and whether to perform a PBO event to absorb the phase disturbance. The monitoring block for detecting

Figure 8 TO DPLL Wander and Jitter Measured Transfer Characteristics (Jitter = 0.2 Ul p-p)





#### Revision 3.02/November 2005 © Semtech Corp.

the inputs at the 0° position, there is a mechanism

provided in the ACS8530 for precise fine tuning of the output phase position with respect to the input. This can

#### Page 26

be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfg\_phase\_offset at Reg. 70 and 71 controls the output phase, which is only used when PBOis off (Reg. 48, Bit 2 = 0 and Reg. 76, Bit 4 = 0).

#### Input Wander and Jitter Tolerance

FINAL

The ACS8530 is compliant to the requirements of all relevant standards, principally ITU Recommendation G.825<sup>[15]</sup>, ANSI DS1.101-1999<sup>[1]</sup>, Telcordia GR1244<sup>[19]</sup>, GR253<sup>[17]</sup>, G812<sup>[10]</sup>, G813<sup>[11]</sup> and ETS 300 462-5  $(1996)^{[4]}$ 

All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pull-in, hold-in and pull-out ranges are specified in Table 7. Minimum jitter tolerance masks are specified in Figures 9 and 10, and Tables 7 and 9, respectively. The ACS8530 will tolerate wander and jitter components greater than those shown in Figure 9 and Figure 10, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). Either the Lock8k mode, or one of the extended phase capture ranges should be engaged for high jitter tolerance according to these masks.

All reference clock ports are monitored for guality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause re-arrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level.



### ADVANCED COMMUNICATIONS

phase shifts within the 0.1 second period operates in the following manner: When the input phase changes by more than 156 ns with respect to an internal version of the DPLL output then the internal 0.1 second interval counter is started. This internal DPLL output can be considered as representing the previous phase of the input. If the phase change is greater than the preset threshold (programmable from 1 to 3.5 µs) during any time up to the 0.1 second limit, then a PBO event will be triggered automatically (with Reg. 76, Bits 5 and 4 = 1), hence absorbing the phase disturbance. The disturbance to the DPLL is minimal with low DPLL bandwidth and when the input phase change occurs within a small time interval.

When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate. Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be no greater than 5 ns.

On the ACS8530, PBO can be enabled, disabled or frozen using the microprocessor interface. By default, it is enabled. When PBOis enabled, PBOcan also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset. If PBO is disabled while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0 degrees phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

#### **PBO Phase Offset**

In order to minimize the systematic (average) phase error

#### Input to Output Phase Adjustment

for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the cnfg PBO phase offset register, Reg.72. The range of the programmable PBO phase offset is restricted to ±1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

When PBO is off (including Auto-PBO on phase transients), such that the system always tries to align the outputs to



## ACS8530 SETS

#### ADVANCED COMMUNICATIONS

FINAL


DATASHEET

Table 7 Input Reference Source Jitter Tolerance

Jitter Tolerance	Frequency Monitor Acceptance Range	Frequency Acceptance Range (Pull-in)	Frequency Acceptance Range (Hold-in)	Frequency Acceptance Range (Pull-out)
G.703 <sup>[6]</sup>				
G.783 <sup>[9]</sup>		±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))
G.823 <sup>[13]</sup>	±16.6 ppm	±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))
GR-1244-CORE <sup>[19]</sup>	-			

Notes: (i) The frequency acceptance and generation range will be ±4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of ±4.6 ppm.

(ii) The fundamental acceptance range and generation range is ±9.2 ppm with an exact external crystal frequency of 12.800 MHz. This is the default DPLL range, the range is also programmable from 0 to 80 ppm in 0.08 ppm steps.



#### Figure 9 Minimum Input Jitter Tolerance (OC-3/STM-1)

Table 8 Amplitude and Frequency Values for Jitter Tolerance (OC-3/STM-1)

STM level	Peak to peak amplitude (unit Frequency (Hz) Interval)			nit Frequency (Hz)											
	A0	A1	A2	A3	A4	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9
STM-1	2800	311	39	1.5	0.15	12 u	178 u	1.6 m	15.6 m	0.125	19.3	500	6.5 k	65 k	1.3





FINAL

DATASHEET

Figure 10 Minimum Input Jitter Tolerance (DS1/E1)




Table 9 Amplitude and Frequency Values for Jitter Tolerance (DS1/E1)

Туре	Spec.	Amplitu	de (Ul p-p)		Frequency (Hz)			
		A1	A2	F1	F2	F3	F4	
DS1	GR-1244-CORE <sup>[19]</sup>	5	0.1	10	500	8 k	40 k	
E1	ITU G.823 <sup>[13]</sup>	1.5	0.2	20	2.4 k	18 k	100	

## Using the DPLLs for Accurate Frequency and Phase Reporting

The frequency monitors in the ACS8530 perform frequency monitoring with a programmable acceptable limit of up to  $\pm 60.96$  ppm. The resolution of the measurement is 3.8 ppm and the measured frequency can be read back from Reg. 4C, with channel selection at Reg. 4B. For more accurate measurement of both frequency and phase, the T0 and T4 DPLLs and their phase detectors, can be used to monitor both input frequency and phase. The T0 DPLL is always monitoring the currently locked to source, but if the T4 path is not used then the T4 DPLL can be used as a roving phase and frequency meter. Via software control it could be switched to monitor each input in turn and both the phase and frequency can be reported with a very fine resolution.

The registers *sts\_current\_DPLL\_frequency* (Reg. 0C, Reg. 0D and Reg. 07) report the frequency of either the T0 or T4 DPLL with respect to the external crystal XO frequency (after calibration via Reg. 3C, 3D if used). The selection of T4 or T0 DPLL reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ±80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register *sts\_current\_phase*, Reg. 77 and 78. T0 or T4 DPLL phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to approximately 0.7 degrees phase difference. For the T0 DPLL this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally averaged or filtered with a -3 dB attenuation point at approximately 100 Hz. For low DPLL bandwidths, 1 mHz for example, this measured phase information from the T0 DPLL gives input phase wander in the frequency band from for example 1 mHz to 100 Hz. This could be used to give a crude input MTIE measurement up to an observation period of approximately 1000 seconds using external software.

In addition, the T4 DPLL phase detector can be used to make a phase measurement between two inputs. Reg. 65, Bit 7 is used to switch one input to the T4 phase detector over to the current T0 input. The other phase detector input remains connected to the selected T4 input source, the selected source can be forced via Reg. 35,

#### Та

Configuration for Redundancy Protection
When two ACS8530 devices are to be used in a
redundancy-protection scheme within a Network Flement

Whe red (N

redundancy-protection schen (NE), one will be designated		In
Table 10 How to Align the C	Outputs of Two ACS8530s	is r an
Action	Result	eit
If possible, one device (the nominated Slave) should lock to the other device (the nominated Master).	With the Slave locked to the Master, their output frequencies will be guaranteed to be the same.	ma Ple Tal de
All programmed priorities within the two devices should be the same, except for the fact that: (1) the Master output is designated the highest priority input on the Slave, (2) the Slave output is designated zero priority	These two actions ensure that if the Master device fails, the Slave device will switch to lock to the same source that the Master was locked to before it failed.	No <i>Tal</i> M 1 = Ma

This will ensure that the phase of

the Slave is locked to the phase

of the Master. It also enables the use of the Phase offset control register to compensate for delays between the Master and Slave.

This will ensure that the Slave

locks to the Master although it may have been locked to another

This ensures that any transient

Master is followed as closely as

Page 29

occurring on the output of the

source previously.

possible on the Slave.

It is expected that an NE will use the T0 output for its internal operations. The phase of the outputs from the T4 path (TO8 & TO9) will not be aligned, unless the T4 outputs are locked to the T0 outputs.

In many applications, the clocks supplied into the system are required to be aligned not only in frequency, but also in phase between the Master and Slave devices. This ensures minimal disturbance when any clock sink switches between Master and Slave.

In order to ensure that the outputs of the two ACS8530s are always aligned in frequency and phase, the procedures in Table 10 should be followed.

n order to maintain the conditions outlined in Table 10 it s necessary for software systems to maintain monitoring and control functions. These monitoring functions should either poll the device or respond to interrupts in order to naintain the correct settings within the two devices. Please refer to the descriptions or registers mentioned in Table 10 and also Regs 34, 3B, 48, 67 and 69, for more details on these associated settings. See also Application Note AN-SETS-7.

#### Table 11 MSTSLVB Pin Operation

MSTSLVB	Feature	Setting	Reason
= ⁄laster	Priority of input I1 1	As programmed (program 0 to ensure it gets disabled)	Make sure that the designated Master device cannot lock to the output of the Slave device.
	Phase Build-out	As programmed in register	If the system requires PBO, then this being enabled on the Master will give the overall system performance with PBO. The slave only needs to track the Master (no PBO).
	Revertive mode	As programmed in register	Revertive behavior of the Master in a Master/Slave system will define the overall Revertive behavior of the system.
	T0 DPLL bandwidth	As programmed in register (automatic or manual)	Device selects locked or acquisition bandwidth.

when Reg. 4B, Bit 4 = 1).

to 1E).

enabled.

(disabled) on the Master (Reg. 18

Any input detected as invalid in one device should be disabled within the other device (Reg. 0E/0F & 30/31). Phase Build-out should be

disabled on the Slave whilst it is

locked to the Master.

Revertive mode should be

The bandwidth of the Slave

configure the slave with the

highest supported bandwidth).

should be set higher than that of

the Master (it is recommended to

ADVANCED COMMUNICATIONS

Bits [3:0], or changed via the T4 priority (Reg. 18 to 1E,

Consequently the phase detector from the T4 DPLL could

could be used to measure the phase wander of all stand-

by sources with respect to the current source by selecting

each input in sequence. An MTIE and TDEV calculation

could be made for each input via external processing.

be used to measure the phase difference between the currently selected source and the stand-by source, or it

FINAL

#### Revision 3.02/November 2005 © Semtech Corp.

### ADVANCED COMMUNICATIONS

Table 11 MSTSLVB Pin Operation (cont...)

EMTECH

MSTSLVB	Feature	Setting	Reason
0 = Slave	Priority of input I1 1	1 (highest priority)	When a Slave, this input is designated as that connected to the output of the Master.
	Phase Build-out	Disabled	This ensures that the Slave locks to the Master with the minimum phase offset possible.
	Revertive mode	Enabled	This ensures that the Slave always locks to the Master when it is available.
	T0 DPLL bandwidth	Forced to the acquisition bandwidth setting	A higher bandwidth on the Slave ensures closer phase tracking.

For direct hardware control of Master or Slave operation the Master/Slave control pin (MSTSLVB) can be used to externally control some of these functions according to Table 11. These functions can also be controlled via software.

Whilst the Master and Slave outputs could be crossconnected and connected to any input on the alternative device, input I11 has been chosen as the input controlled by the MSTSLVB pin.

## Alignment of Priority Tables in Master and Slave ACS8530

In a redundant system where the Slave is normally locked to the Master device, if the Master device fails the Slave device must revert to locking to the same external reference that the Master was locked to. This will ensure that minimum disturbance, both in frequency and phase, is created on the output of the Slave device due to the failure of the Master device. As stated previously (Table 10), it is recommended that the programmed priorities of the reference sources are the same in both devices, apart from the Master/ Slave cross-connect inputs.

Both devices can also monitor all their reference sources and determine the validity of each source. It is recommended that the availability of valid sources are also aligned between the two devices. This is achieved by writing the value, as reported by *sts\_sources\_valid*  Reg. 0E & 0F), from one device into the

FINAL

Page 30

*cnfg\_sts\_remote\_sources\_valid* register (Reg. 30 & 31) of the other. This will ensure that any source considered invalid by one device is also considered invalid by the other. If a failure of the Master does occur, this will ensure that the Slave will always select the reference that the Master was locked to.

#### T4 Generation in Master and Slave ACS8530

As specified by the I.T.U., there is no need to align the phases of the T4 outputs in Master and Slave devices. For a fully redundant system, there is a need, however, to ensure that all devices select the same reference source. As there is no need to guarantee the alignment of phase of the T4 outputs, the Slave devices T4 input does not need to lock to the Masters T4 output, but only needs to ensure that it locks to the same external reference source. The actions of aligning the priority tables and available reference sources performed for the T0 outputs will be equally valid for the T4 outputs. The only difference being that the input connected to the Master's output is disabled for the T4 path (allowing it only to lock to external references). This can be easily achieved as the T4 and T0 paths have separate programmed priorities. There is no defined Holdover requirement for the T4 path.

## Alignment of the Output Clock Phases in Master and Slave ACS8530

When the ACS8530 is locked to a reference source of frequency f, the output clocks of frequency f will be inphase with the reference source (with Phase Build-out disabled). As all T0 output clocks from the ACS8530 are derived from the same T0 frequency, any frequency greater than f at the output will be "falling edge aligned" with the output at frequency f. Any frequency less than f will be effectively a division of f, if possible. Similarly for T4, all T4 output clocks will be phase-related to the T4 input.

The effect of this relationship is that if the Master and Slave devices are cross-connected with 19.44 MHz clocks, their output clocks at 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz & 311.04 MHz will be aligned between the two devices. However, their outputs of 6.48 MHZ, 1.544 MHz, 2.048 MHz, 2 kHz and 8 kHz etc. would not necessarily be aligned. Whilst most applications would not be affected by the non-alignment of most of these clocks, the non-alignment of the 2 kHz and/ or the 8 kHz may cause framing errors.

DATASHEET





#### ADVANCED COMMUNICATIONS

FINAL

There are two ways to align the 2 kHz and/ or 8 kHz outputs:

- 1. the use of the External syncing function, or
- 2. directly locking the Slave to 2 kHz or 8 kHz from the Master.

By directly locking the Slave to the 2 kHz (MFrSync) output of the Master, all frequencies output from the Slave will be in phase alignment with the same frequency generated from the Master. If the Slave is directly locked to the 8 kHz (FrSync) output from the Master, then all frequencies except for 2 kHz MFrSync outputs will be in alignment.

If using the external syncing function then the clock and sync signals need to be interconnected between the Master and Slave.

This requires some configuration enhancements. The Sync signal is not locked to, it is sampled using the reference clock and used to realign the generated outputs. The generated outputs are still always locked to the reference clock and related to each other. Details on the Master and Slave interconnection wiring and software configuration can be found in refer to the application note AN-SETS-2. The following section describes the resynchronization operation of the MFrSync via the SYNC2K input.

#### MFrSync and FrSync Alignment-SYNC2K

The SYNC2K input (pin 45) is monitored by the ACS8530 for consistent phase and correct frequency and if it does not pass these quality checks, an alarm flag is raised (Reg. 08, Bit 7 and Reg. 09, Bit 7). The check for consistent phase involves checking that each input edge is within an expected timing window. The window size is set by Reg. 7C, Bits [6:4]. An internal detector senses that a correct SYNC2K signal is present and only then allows the signal to resynchronize the internal dividers that generate the 8 kHz FrSync and 2 kHz MFrSync outputs. This sequence avoids spurious resynchronizations that may otherwise occur with connections and disconnections of the SYNC2K input.

The SYNC2K input will normally be a 2 kHz frequency, only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. Only alignment of the 8 kHz will be achieved in this case.

Safe sampling of the SYNC2K input is achieved by using the currently selected clock reference source to do the

input sampling. This is based on the principle that FrSync alignment is being used on a Slave device that is locked to the clock reference of a Master device that is also providing the 2 kHz SYNC2K input. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The 2 kHz MFrSync output from the Master device has its falling edge aligned with the falling edge of the other output clocks, hence the SYNC2K input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. Some modification of the expected timing of the SYNC2K with respect to the reference clock can be achieved via Reg. 7B, Bits [1:0]. This allows for the SYNC2K input to arrive either half a reference clock cycle early or up to one and a half cycle late, hence allowing a safe sampling margin to be maintained.

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7B Bit 6, cnfg\_sync\_phase. With this bit Low, the SYNC2K input sampling has a 6.48 MHz resolution, this being the preferred reference frequency to lock to from the Master, in conjunction with the SYNC2K 2 kHz, since it gives the most timing margin on the sampling and aligns all of the higher rate OC-3 derived clocks. When Bit 6 is High the SYNC2K can have a sampling resolution of either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies). This would allow for instance a 19.44 MHz and 2 kHz pair to be used for Slave synchronization or for Line Card synchronization. Reg. 7B Bit 7, indep\_Fr/MFrSync controls whether the 2 kHz MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks.

When indep\_FrSync/MFrSync Reg. 7B Bit 7 is Low the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when bit Sync OC-N rates is High, the OC-N rate dividers and clocks are also synchronized by the SYNC2K input. On a change of phase position of the SYNC2K, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the SYNC2K input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, then independent Frame Sync mode can be used (Reg. 7B, Bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the SYNC2K sampling precision used. For example, with a 19.44 MHz reference input clock and Reg. 7B, Bits 6 & 7 both High (Independent mode and



#### ADVANCED COMMUNICATIONS

### FINAL

Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from the T0 DPLL path. 2kHz and 8kHz outputs can also be produced at the TO1 to TO7 outputs. These can come from either the T0 DPLL or from the T4 DPLL, controlled by Reg. 7A, Bit 7.

If required, this allows the T4 DPLL to be used as a separate PLL for the FrSync and MFrSync path with a 2 kHz input and 2 kHz and 8 kHz Frame Sync outputs.

### **Output Clock Ports**

The device supports a set of main output clocks, T0 and T4, and a pair of secondary Sync outputs, FrSync and MFrSync. The two main output clocks, T0 and T4, are independent of each other and are individually selectable. The two secondary output clocks, FrSync and MFrSync, are derived from either T0 or T4. The frequencies of the main output clocks are selectable from a range of predefined spot frequencies and a variety of output technologies are supported, as defined in Table 12.

### PECL/ LVDS/ AMI Output Port Selection

The choice of PECL or LVDS compatibility is programmed via the *cnfg\_differential\_outputs* register, Reg. 3A.

AMI port, TO8, supports a composite clock, consisting of a 64 kHz AMI clock with 8 kHz boundaries marked by deliberate violations of the AMI coding rules, as specified in ITU recommendation G.703<sup>[6]</sup>. Departures from the nominal pattern are detected within the ACS8530, and may cause reference-switching if too frequent. See "DC Characteristics: AMI Input/ Output Port" on page 139., for more details.

### Output Frequency Selection and Configuration

The output frequency at many of the outputs is controlled by a number of inter-dependent parameters. These parameters control the selections within the various blocks shown in Figure 11.

The ACS8530 contains two main DPLL/ APLL paths. Whilst they are largely independent, there are a number of ways in which these two structures can interact. Figure 11 shows an expansion of the original Block Diagram (Figure 1) for the PLL paths.

#### T0 DPLL and APLLs

The T0 DPLL always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL Phase and Frequency Detector (PFD)).

The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Digital Frequency Synthesis (DFS) is a technique for generating an output frequency using a higher frequency system clock (204.8 MHz in the case of the 77.76 MHz synthesis). However, the edges of the output clock are not ideally placed in time, since all edges of the output clock will be aligned to the active edge of the system clock. This will mean that the generated clock will inherently have jitter on it equivalent to one period of the system clock.

The T0 77M forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of p-p jitter. There is an option to use an APLL, the T0 feedback APLL, to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the T0 feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance. The digital feedback option is present so that when the output path is switched to digital feedback the two paths remain synchronized.

The T0 77M forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the T0 77M forward DFS and the T0 77M output DFS blocks are locked in frequency but may be offset in phase.

The T0 77M output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to another DFS block and to the T0 output APLL. The low frequency T0 LF output DFS block is used to produce three frequencies; two of them, Digital1 and Digital2, are available for selection to be produced at outputs TO1-TO7, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the T0 LF output DFS block is either 77.76 MHz from the T0 output APLL (post jitter filtering) or 77.76 MHz direct from the T0 77M output DFS. Utilizing the clock from the T0 output APLL will result in lower jitter outputs from the T0 LF output DFS block.






FINAL

DATASHEET

Figure 11 PLL Block Diagram



However, when the input to the TO APLL is taken from the TO LF output DFS block, the input to that block comes directly from the TO 77M output DFS block so that a "loop" is not created.

The T0 output APLL is for multiplying and filtering. The input to the T0 output APLL can be either 77.76 MHz from the T0 77M output DFS block or an alternative frequency from the T0 LF output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from the T0 output APLL is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The T0 output APLL is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the TO1-TO7 outputs.

#### T4 DPLL & APLL

The T4 path is much simpler than the T0 path. This path offers no Phase Build-out or phase offset. The T4 input can be used to either lock to a reference clock input independent of the T0 path, or lock to the T0 path. Unlike the T0 path, the T4 forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed

in the table. Similar to the T0 path, the output of the T4 forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The T4 feedback DFS also has the facility to be able to use the post T4 APLL (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

The T4 output APLL block is also for multiplying and filtering. The input to the T4 output APLL can come either from the T4 forward DFS block or from the T0 path. The input to the T4 output APLL can be programmed to be one of the following:

- (a) Output from the T4 forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from T0,
- (c) 16E1 from T0,
- (d) 24DS1 from T0,
- (e) 16DS1 from T0.



#### ADVANCED COMMUNICATIONS

FINAL

The frequency generated from the T4 output APLL block is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The T4 output APLL is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the TO1-TO7 outputs.

The TO8 and TO9 outputs are driven from either the T4 or the T0 path. The TO10 and TO11 outputs are always generated from the T0 path. Reg. 7ABit 7 selects whether the source of the 2 kHz and 8 kHz outputs available from TO1-TO7 is derived from either the T0 or the T4 paths.

#### **Output Frequency Configuration Steps**

The output frequency selection is performed in the following steps:

1. Does the application require the use of the T4 path as an independent PLL path or not. If not, then the T4 path can be utilized to produce extra frequencies locked to the T0 path.

- Refer to Table 14, Frequency Divider Look-up, to choose a set of output frequencies- one for each path, T4 and T0. Only one set of frequencies can be generated simultaneously from each path.
- 3. Refer to the Table 14 to determine the required APLL frequency to support the frequency set.
- 4. Refer to Table 15, TO APLL Frequencies, and Table 16, T4 APLL Frequencies, to determine what mode the T0 and T4 paths need to be configured in, considering the output jitter level.
- 5. Refer to Table 17, TO1 TO7 output Frequency Selection, and the column headings in Table 14, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.

Port Name	Output Port Technology	Frequencies Supported
T01	TTL/ CMOS	
T02	TTL/ CMOS	
T03	TTL/ CMOS	
T04	TTL/ CMOS	Frequency colorison on per Table 12 and Table 17
T05	TTL/ CMOS	Frequency selection as per Table 13 and Table 17
T06	LVDS/ PECL (LVDS default)	
T07	PECL/LVDS (PECL default)	
T08	AMI	64/8 kHz (composite clock, 64 kHz + 8 kHz), fixed frequency.
Т09	TTL/ CMOS	Fixed frequency, either 1.544 MHz or 2.048 MHz.
T010	TTL/ CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.
T011	TTL/ CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.

 Table 12 Output Reference Source Selection Table

Note...1.544 MHz/ 2.048 MHz are shown for SONET/ SDH respectively. Pin SONSDHB controls default, when High SONET is default

# SEMTECH

ADVANCED COMMUNICATIONS
Table 13 Output Frequency Selection

Frequer	cy (MHz, unless stated otherwise)	T0 DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)		
					rms (ps)	p-p (ns)	
2 kHz		77.76 MHz Analog	-	-	60	0.6	
2 kHz		Any digital feedback mode	-	-	1400	5.0	
8 kHz		77.76 MHz Analog	-	-	60	0.6	
8 kHz		Any digital feedback mode	-	-	1400	5.0	
1.536	(not TO4/TO5)	-	12E1 mode	Select T4 DPLL	500	2.3	
1.536	(not TO4/TO5)	-	-	Select T0 DPLL 12E1	250	1.5	
1.544	(not TO4/TO5)	-	16DS1 mode	Select T4 DPLL	200	1.2	
1.544	(not TO4/TO5)	-	-	Select T0 DPLL 16DS1	150	1.0	
1.544	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
1.544	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	
2.048		-	12E1 mode	Select T4 DPLL	500	2.3	
2.048		-	-	Select T0 DPLL 12E1	250	1.5	
2.048	(not TO4/TO5)	-	16E1 mode	Select T4 DPLL	400	2.0	
2.048	(not TO4/TO5)	-	-	Select T0 DPLL 16E1	220	1.2	
2.048	(not TO6)	12E1 mode	-	-	900	4.5	
2.048	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
2.048	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	
2.059		-	16DS1 mode	Select T4 DPLL	200	1.2	
2.059		-	-	Select T0 DPLL 16DS1	150	1.0	
2.059	(not TO6)	16DS1 mode	-	-	760	2.6	
2.316	(not TO4/TO5)	-	24DS1 mode	Select T4 DPLL	110	0.75	
2.316	(not TO4/TO5)	-	-	Select T0 DPLL 24DS1	110	0.75	
2.731		-	16E1 mode	Select T4 DPLL	400	1.5	
2.731		-	-	Select T0 DPLL 16E1	220	1.2	
2.731	(not TO6)	16E1 mode	-	-	250	1.6	
2.796	(not TO4/TO5)	-	DS3 mode	Select T4 DPLL	110	1.0	
3.088		-	24DS1 mode	Select T4 DPLL	110	0.75	
3.088		-	-	Select T0 DPLL 24DS1	110	0.75	
3.088	(not TO6)	24DS1 mode	-	-	110	0.75	
3.088	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13	
3.088	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18	

FINAL

## ACS8530 SETS

### DATASHEET

### Table 13 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)		T0 DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
					rms (ps)	p-p (ns)
3.728		-	DS3 mode	Select T4 DPLL	110	1.0
4.096	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13
4.096	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18
4.296	(not TO4/TO5)	-	E3 mode	Select T4 DPLL	120	1.0
4.86	(not TO4/TO5)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
5.728		-	E3 mode	Select T4 DPLL	120	1.0
6.144		12E1 mode	-	-	900	4.5
6.144		-	12E1 mode	Select T4 DPLL	500	2.3
6.144		-	-	Select T0 DPLL 12E1	250	1.5
6.176		16DS1 mode	-	-	760	2.6
6.176		-	16DS1 mode	Select T4 DPLL	200	1.2
6.176		-	-	Select T0 DPLL 16DS1	150	1.0
6.176	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13
6.176	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18
6.48		-	77.76 MHz mode	Select T4 DPLL	60	0.6
6.48	(not TO6)	77.76 MHz analog	-	-	60	0.6
6.48	(not TO6)	77.76 MHz digital	-	-	60	0.6
8.192		12E1 mode	-	-	900	4.5
8.192		16E1 mode	-	-	250	1.6
8.192		-	16E1 mode	Select T4 DPLL	400	2.0
8.192		-	-	Select T0 DPLL 16E1	220	1.2
8.192	via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13
8.192	via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18
8.235		16DS1 mode	-	-	760	2.6
9.264		24DS1 mode	-	-	110	0.75
9.264		-	24DS1 mode	Select T4 DPLL	110	0.75
9.264		-	-	Select T0 DPLL 24DS1	110	0.75
10.923		16E1 mode	-	-	250	1.6
11.184		-	DS3 mode	Select T4 DPLL	110	1.0
12.288		12E1 mode	-	-	900	4.5
12.288		-	12E1 mode	Select T4 DPLL	500	2.3

FINAL



DATASHEET



12.352 via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6
16.384	-	16E1 mode	Select T4 DPLL	400	2.0
16.384	-	-	Select T0 DPLL 16E1	220	1.2
16.384 via Digital1 (not TO7) or Digital2 (not TO6)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1 (not TO7) or Digital2 (not TO6)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select T4 DPLL	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select T4 DPLL	110	0.75
18.528	-	-	Select T0 DPLL 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select T4 DPLL	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select T4 DPLL	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select T4 DPLL	500	2.3
24.576	-	-	Select T0 DPLL 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select T4 DPLL	200	1.2
24.704	-	-	Select T0 DPLL 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6

**FINAL** 

-

-

\_

T4 DPLL Mode

-

-

-

-

-

16DS1 mode

T0 DPLL Mode

24DS1 mode

16DS1 mode

12.352 via Digital1 (not TO7) or Digital2 (not TO6) 77.76 MHz Analog

SEMTECH

ADVANCED COMMUNICATIONS

Frequency (MHz, unless stated otherwise)

12.288

12.352

12.352

12.352

12.352



T4 APLL Input Mux

Select T0 DPLL 12E1

-

-

Select T0 DPLL 16DS1

-

Select T4 DPLL

### DATASHEET

rms

(ps)

250

110

760

200

150

3800

Jitter Level (typ)

р-р (ns)

1.5

0.75

2.6

1.2

1.0

13

Frequency (MHz, unless stated otherwise)	T0 DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	p-p (ns)
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select T4 DPLL	400	2.0
32.768	-	-	Select T0 DPLL 16E1	220	1.2
34.368	-	E3 mode	Select T4 DPLL	120	1.0
37.056	24DS1 mode	-	-	110	0.75
37.056	-	24DS1 mode	Select T4 DPLL	110	0.75
37.056	-	-	Select T0 DPLL 24DS1	110	0.75
38.88	77.76 MHz analog	-	-	60	0.6
38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select T4 DPLL	60	0.6
44.736	-	DS3 mode	Select T4 DPLL	110	1.0
49.152 (TO4/TO5 only)	-	12E1 mode	Select T4 DPLL	500	2.3
49.152 (TO4/TO5 only)	-	-	Select T0 DPLL 12E1	250	1.5
49.152 (TO6/TO7 only)	12E1 mode	-	-	900	4.5
49.408 (TO4/TO5 only)	-	16DS1 mode	Select T4 DPLL	200	1.2
49.408 (TO4/TO5 only)	-	-	Select T0 DPLL 16DS1	150	1.0
49.408 (TO6/TO7 only)	16DS1 mode	-	-	760	2.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
65.536 (TO4/TO5 only)	-	16E1 mode	Select T4 DPLL	400	2.0
65.536 (TO4/TO5 only)	-	-	Select T0 DPLL 16E1	220	1.2
65.536 (TO6/TO7 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select T4 DPLL	120	1.0
74.112 (TO4/TO5 only)	-	24DS1 mode	Select T4 DPLL	110	0.75
74.112 (TO4/TO5 only)	-	-	Select T0 DPLL 24DS1	110	0.75
74.112 (TO6/TO7 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select T4 DPLL	60	0.6
89.472 (TO4/TO5 only)	-	DS3 mode	Select T4 DPLL	110	1.0

Page 38

FINAL

## ACS8530 SETS

### Revision 3.02/November 2005 © Semtech Corp.

### ADVANCED COMMUNICATIONS

 Table 13 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)	T0 DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Le	evel (typ)
				rms (ps)	p-p (ns)
98.304 (TO6 only)	12E1 mode	-	-	900	4.5
98.816 (TO6 only)	16DS1 mode	-	-	760	2.6
131.07 (TO6 only)	16E1 mode	-	-	250	1.6
137.47 (TO4/TO5 only)	-	E3 mode	Select T4 DPLL	120	1.0
148.22 (TO6 only)	24DS1 mode	-	-	110	0.75
155.52 (TO4/TO5 only)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
155.52 (TO6/TO7 only)	77.76 MHz analog	-	-	60	0.6
155.52 (TO6/TO7 only)	77.76 MHz digital	-	-	60	0.6
311.04 (TO6 only)	77.76 MHz analog	-	-	60	0.6
311.04 (TO6 only)	77.76 MHz digital	-	-	60	0.6

FINAL

Table 14 Frequency Divider Look-up

APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz



## ACS8530 SETS

### Table 15 T0 APLL Frequencies


T0 APLL Frequency	T0 Mode	T0 DPLL Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (p-p)
311.04	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

FINAL

### Table 16 T4 APLL Frequencies

T4 APLL Frequency	T4 Mode	T4 Forward DFS Frequency (MHz)	T4 DPLL Frequency Control Register Bits Reg. 64 Bits [2:0]	T4 APLL for T0 Enable Register Bit Reg. 65 Bit 6	T0 Frequency to T4 APLL Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (p-p)
311.04 MHz	Squelched	77.76	000	0	XX	<0.5
311.04 MHz	Normal	77.76	001	0	XX	<0.5
98.304 MHz	12E1	24.576	010	0	XX	<0.5
131.072 MHz	16E1	32.768	011	0	XX	<0.5
148.224 MHz	24DS1	37.056 (2* 18.528)	100	0	XX	<0.5
98.816 MHz	16DS1	24.704	101	0	XX	<0.5
274.944 MHz	E3	68.736 (2* 34.368)	110	0	XX	<0.5
178.944 MHz	DS3	44.736	111	0	XX	<0.5
98.304 MHz	T0-12E1	-	XXX	1	00	<2
131.072 MHz	T0-16E1	-	XXX	1	01	<2
148.224 MHz	T0-24DS1	-	XXX	1	10	<2
98.816 MHz	T0-16DS1	-	XXX	1	11	<2

## ACS8530 SETS



Value in Register

### TO8 is an AMI composite clock output. If enabled, this

always produces a 64 kHz/8 kHz composite clock. If enabled, TO9 always produces an E1 or DS1 frequency output. Both TO8 and TO9 are generated by DFS within either the T0 or T4 path, as controlled by Reg. 35 Bit 4. The frequencies generated from TO8 and TO9 are independent of the Mode (frequency) of either the T4 or the T0 paths. The amount of jitter generated on the TO8 and TO9 outputs will be related to the clock period of the source DFS block added to any jitter present on that clock. This is detailed in the following text.

As can be seen in the block diagram, the DFS blocks used to generate these outputs are the T4 feedback DFS block in the case of the T4 path and the T0 LF output DFS block for the T0 path. The T4 feedback DFS block is clocked by the T4 forward DFS, or its APLL. The frequency of the T4 forward DFS block can be determined by referring to Table 16 (T4 APLL frequencies). This is in the region of 65 MHz to 89 MHz and can be approximated to have a

forward DFS block will have an inherent p-p jitter of approximately 4.9 ns. The clock to the T4 feedback DFS block will have <1 ns of jitter when the T4 path is in analog feedback mode (Reg. 35 Bit 6 = 0). However, it will have 4.9 ns when in digital feedback mode.

The TO8 output, being 64 kHz/8 kHz, can be directly divided from the clock to the T4 feedback DFS block; therefore, it will have a similar amount of jitter on it, i.e. <1 ns when using analog feedback, and 4.9 ns when using digital feedback.

The TO9 output will have more jitter because it is synthesized from the clock to the T4 feedback DFS block. The jitter, in addition to that present on the clock to the T4 feedback DFS block, will be equivalent to a period of that clock, i.e. between 11 ns and 15 ns. The jitter present on the TO9 output will range from 11 ns (when the T4 path is in DS3 mode - 89 MHz combined with analog feedback) to 20 ns (when in 16E1 mode - 65 MHz combined with digital feedback).

### ADVANCED COMMUNICATIONS Table 17 TO1 - TO7 Output Frequency Selection

TO1, Reg. 60

	Bits [3:0]	Bits [7:4]	Bits [3:0]	Bits [7:4]	Bits [3:0]	Bits [7:4]	Bits [3:0
0000	Off	Off	Off	Off	Off	Off	Off
0001	2 kHz	2 kHz					
0010	8 kHz	8 kHz					
0011	Digital2	Digital2	Digital2	Digital2	Digital2	T0 APLL/2	Digital2
0100	Digital1	Digital1	Digital1	Digital1	Digital1	Digital1	T0 APLL/2
0101	TO APLL/48	TO APLL/ 1	TO APLL/4				
0110	TO APLL/16	TO APLL/16	T0 APLL/1				
0111	TO APLL/12	TO APLL/12	T0 APLL/12	T0 APLL/12	T0 APLL/12	T0 APLL/12	TO APLL/1
1000	TO APLL/8	TO APLL/8	T0 APLL/ 8	TO APLL/8	TO APLL/8	T0 APLL/8	T0 APLL/8
1001	TO APLL/6	T0 APLL/6					
1010	TO APLL/4	TO APLL/4	TO APLL/4	T0 APLL/4	T0 APLL/ 4	TO APLL/4	T0 APLL/4
1011	T4 APLL/64	T4 APLL/64	T4 APLL/64	T4 APLL/2	T4 APLL/2	T4 APLL/64	T4 APLL/6
1100	T4 APLL/48	T4 APLL/4					
1101	T4 APLL/16	T4 APLL/1					
1110	T4 APLL/8	T4 APLL/8					
1111	T4 APLL/4	T4 APLL/4					

FINAL

TO3, Reg. 61

TO2, Reg. 60

Output Frequency for given "Value in Register" for each Output Port's Cnfg\_output\_frequency Register

TO4, Reg. 61

## ACS8530 SETS

TO6, Reg. 62

TO5, Reg. 62

### DATASHEET

TO7, Reg. 63






FINAL

The T4 outputs TO8 and TO9 can be enabled/ disabled via Reg. 63 Bits [5:4].

#### "Digital" Frequencies

It can be seen from Table 17 (TO1-TO7 output frequency selection) that frequencies listed as Digital1 and Digital2 can be selected. Digital1 is a single frequency selected from the range shown in Table 18. Digital2 is another single frequency selected from the same range. The TO LF output DFS block shown in the diagram and clocked either by the TO 77M output DFS block or via the TO output APLL, generates these two frequencies. The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, due to the fact that they do not pass through an APLL for jitter filtering. The minimum level of jitter is when the TO path is in analog feedback mode, when the p-p jitter will be approximately 12 ns (equivalent to a period of the DFS

Figure 12 Control of 8k Options.



b) Pulse non-inverted, Reg.7A[3:2] = 01

Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit 5	Digital1 Frequency/ (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 17 ns.


#### TO10, TO11, 2 kHz and 8 kHz Clock Outputs

It can be seen from Table 17 (TO1 - TO7 Output Frequency Selection) that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the TO10 and TO11 outputs are always supplied from the T0 path, the 2 kHz and 8 kHz options available from the TO1 - TO7 outputs are all supplied from either the T0 or T4 path (Reg. 7A Bit 7).

The outputs can be either clocks (50:50 mark/space) or pulses and can be inverted. When pulses are configured on the output, the pulse width will be one cycle of the output of TO3 (TO3 must be configured to generate at least 1544 kHz to ensure that pulses are generated correctly). Figure 12 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A Bits [1:0] and the 2 kHz/TO11 outputs. Outputs TO10 and TO11 can be disabled via Reg. 63 Bits [7:6].



c) Clock inverted, Reg.7A[3:2] = 10



d) Pulse inverted, Reg.7A[3:2] = 11

Digital2 Control Reg. 39 Bits [7:6]	Digital2 SONET/ SDH Reg.38 Bit 6	Digital2 Frequency/ (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352



### ADVANCED COMMUNICATIONS

### FINAL

DATASHEET

### Microprocessor Interface

### Introduction to Microprocessor Modes

The ACS8530 incorporates a microprocessor interface, which can be configured for all common microprocessor interface types, via the bus interface mode control pins UPSEL(2:0) as defined in Table 19.

These pins are read at power up and set the interface mode.

The optional EPROM mode allows the internal registers to be loaded from the EPROM when the device comes out of "power-on reset" mode. The microprocessor interface type can be altered after power up by Reg. 7F, such that for instance the device could boot up in EPROM mode and then switch to Motorola mode, for example, after the EPROM data has preconditioned the device. Reading of Data from the EPROM at boot up time is handled automatically by the ACS8530. The chip select of the EPROM should be driven from the micro in the case of mixed EPROM and micro communication, in order to avoid conflict between EPROM and ACS8530 access from the microprocessor.

The following sections show the interface timings for each interface type.

UPSEL(2:0)	Mode	Description
111 (7)	OFF	Interface disabled
110 (6)	OFF	Interface disabled
101 (5)	SERIAL	Serial uP bus interface
100 (4)	MOTOROLA	Motorola interface
011 (3)	INTEL	Intel compatible bus interface
010 (2)	MULTIPLEXED	Multiplexed bus interface
001 (1)	EPROM	EPROM read mode
000 (0)	OFF	Interface disabled

 Table 19 Microprocessor Interface Mode Selection

Timing diagrams for the different microprocessor modes are presented on pages 44 to 52.


EMTECH

Motorola Mode

In MOTOROLA mode, the device is configured to interface with a microprocessor using a 680x0 type bus as parallel data + address. Figure 13 and Figure 14 show the timing diagrams of read and write accesses for this mode.

**FINAL** 

Figure 13 Read Access Timing in MOTOROLA Mode



F8110D\_007ReadAccMotor\_01

 Table 20
 Read Access Timing in MOTOROLA Mode (for use with Figure 13)


Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup A valid to CSB <sub>falling edge</sub>	4 ns	-	-
t <sub>su2</sub>	Setup WRB valid to CSB <sub>falling edge</sub>	0 ns	-	-
t <sub>d1</sub>	Delay CSB <sub>falling edge</sub> to AD valid (consecutive Read - Read)	12 ns	-	40 ns
	Delay CSB <sub>falling edge</sub> to AD valid (consecutive Write - Read)	16 ns	-	192 ns
t <sub>d2</sub>	Delay CSB <sub>falling edge</sub> to DTACK <sub>rising edge</sub>	-	-	13 ns
t <sub>d3</sub>	Delay CSB <sub>rising edge</sub> to AD high-Z	-	-	10 ns
t <sub>d4</sub>	Delay CSB <sub>rising edge</sub> to RDY high-Z	-	-	9 ns
t <sub>pw1</sub>	CSB Low time (consecutive Read - Read)	25 ns	62 ns	-
	CSB Low time (consecutive Write - Read)	25 ns	193 ns	-
t <sub>pw2</sub>	RDY High time (consecutive Read - Read)	12 ns	-	49 ns
	RDY High time (consecutive Write - Read)	12 ns	-	182 ns
t <sub>h1</sub>	Hold A valid after CSB <sub>rising edge</sub>	0 ns	-	-
t <sub>h2</sub>	Hold WRB valid after CSB <sub>rising edge</sub>	0 ns	-	-
t <sub>h3</sub>	Hold CSB Low after RDY <sub>falling edge</sub>	0 ns	-	-
t <sub>p</sub>	Time between (consecutive Read - Read) accesses (CSB_{rising edge} to CSB_{falling edge})	15 ns	-	-
tp	Time between (consecutive Write - Read) accesses (CSB_{rising edge} to CSB_{falling edge})	160 ns	-	-



FINAL

DATASHEET

Figure 14 Write Access Timing in MOTOROLA Mode



F8110D\_008WriteAccMotor\_01

 Table 21
 Write Access Timing in MOTOROLA Mode (for use with Figure 14)


Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup A valid to CSB <sub>falling edge</sub>	4 ns	-	-
t <sub>su2</sub>	Setup WRB valid to CSB <sub>falling edge</sub>	0 ns	-	-
t <sub>su3</sub>	Setup AD valid before CSB <sub>rising edge</sub>	8 ns	-	-
t <sub>d2</sub>	Delay CSB <sub>falling edge</sub> to RDY <sub>rising edge</sub>	-	-	13 ns
t <sub>d4</sub>	Delay CSB <sub>rising edge</sub> to RDY High-Z	-	-	7 ns
t <sub>pw1</sub>	CSB Low time	25 ns	-	180 ns
t <sub>pw2</sub>	RDY High time	12 ns	-	166 ns
t <sub>h1</sub>	Hold A valid after CSB <sub>rising edge</sub>	8 ns	-	-
t <sub>h2</sub>	Hold WRB Low after CSB <sub>rising edge</sub>	0 ns	-	-
t <sub>h3</sub>	Hold CSB Low after RDY <sub>falling edge</sub>	0 ns	-	-
t <sub>h4</sub>	Hold AD valid after CSB <sub>rising edge</sub>	9 ns	-	-
tp	Time between consecutive accesses (CSB_{rising edge} to CSB_{falling edge})	160 ns	-	-

#### Revision 3.02/ November 2005 © Semtech Corp.

### Intel Mode

In Intel mode, the device is configured to interface with a microprocessor using a 80x86 type bus as parallel data + address. Figure 15 and Figure 16 show the timing diagrams of read and write accesses for this mode.

**FINAL** 






Table 22 Read Access Timing in INTEL Mode (for use with Figure 15)

Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup A valid to CSB <sub>falling edge</sub>	4 ns	-	-
t <sub>su2</sub>	Setup CSB <sub>falling edge</sub> to RDB <sub>falling edge</sub>	0 ns	-	-
t <sub>d1</sub>	Delay RDB <sub>falling edge</sub> to AD valid (consecutive Read - Read)	12 ns	-	40 ns
	Delay RDB <sub>falling edge</sub> to AD valid (consecutive Write - Read)	12 ns	-	193 ns
t <sub>d2</sub>	Delay CSB <sub>falling edge</sub> to RDY active	-	-	13 ns
t <sub>d3</sub>	Delay RDB <sub>falling edge</sub> to RDY <sub>falling edge</sub>	-	-	14 ns
t <sub>d4</sub>	Delay RDB <sub>rising edge</sub> to AD high-Z	-	-	10 ns
t <sub>d5</sub>	Delay CSB <sub>rising edge</sub> to RDY high-Z	-	-	11 ns
t <sub>pw1</sub>	RDB Low time (consecutive Read - Read)	35 ns	60 ns	-
	RDB <i>Low</i> time (consecutive Write - Read)	35 ns	195 ns	-
t <sub>pw2</sub>	RDY Low time (consecutive Read - Read)	20 ns	-	45 ns
	RDY Low time (consecutive Write - Read)	20 ns	-	182 ns
t <sub>h1</sub>	Hold A valid after RDB <sub>rising edge</sub>	0 ns	-	-
t <sub>h2</sub>	Hold CSB Low after RDB <sub>rising edge</sub>	0 ns	-	-
t <sub>h3</sub>	Hold RDB Low after RDY <sub>rising edge</sub>	0 ns	-	-
t <sub>p</sub>	$\begin{array}{l} \mbox{Time between (consecutive Read - Read) accesses (RDB_{rising edge} to RDB_{falling edge}, or RDB_{rising edge} to WRB_{falling edge}) \end{array}$	15 ns	-	-
t <sub>p</sub>	Time between (consecutive Write - Read) accesses (RDB <sub>rising edge</sub> to RDB <sub>falling edge</sub> , or RDB <sub>rising edge</sub> to WRB <sub>falling edge</sub> )	160 ns	-	-



ADVANCED COMMUNICATIONS






Table 23 Write Access Timing in INTEL Mode (for use with Figure 16)

Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup A valid to CSB <sub>falling edge</sub>	4 ns	-	-
t <sub>su2</sub>	Setup CSB <sub>falling edge</sub> to WRB <sub>falling edge</sub>	0 ns	-	-
t <sub>su3</sub>	Setup AD valid before WRB <sub>rising edge</sub>	6 ns	-	-
t <sub>d2</sub>	Delay CSB <sub>falling edge</sub> to RDY active	-	-	13 ns
t <sub>d3</sub>	Delay WRB <sub>falling edge</sub> to RDY <sub>falling edge</sub>	-	-	14 ns
t <sub>d5</sub>	Delay CSB <sub>rising edge</sub> to RDY high-Z	-	-	10 ns
t <sub>pw1</sub>	WRB Low time	25 ns	185 ns	-
t <sub>pw2</sub>	RDY Low time	10 ns	-	173 ns
t <sub>h1</sub>	Hold A valid after WRB <sub>rising edge</sub>	12 ns	-	-
t <sub>h2</sub>	Hold CSB Low after WRB <sub>rising edge</sub>	0 ns	-	-
t <sub>h3</sub>	Hold WRB Low after RDY <sub>rising edge</sub>	0 ns	-	-
t <sub>h4</sub>	Hold AD valid after WRB <sub>rising edge</sub>	4 ns	-	-
tp	Time between consecutive accesses (WRB_{rising edge} to WRB_{falling edge}, or WRB_{rising edge} to RDB_{falling edge})	160 ns	-	-

FINAL

EMTECH

### Multiplexed Mode


In Multiplexed Mode, the device is configured to interface with microprocessors (e.g., Intel's 80x86 family) which share bus signals between address and data. Figures 17 and 18 show the timing diagrams of read and write accesses.

FINAL

Figure 17 Read Access Timing in MULTIPLEXED Mode

ALE

CSB



t<sub>p1</sub>


t<sub>su2</sub>

su1 t<sub>h1</sub>

<sup>C</sup>pw3

e 24 Read Access Timing in MULTIPLEXED Mode (for use with Figure 17)	
--	--

Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup AD address valid to ALE <sub>falling edge</sub>	5 ns	-	-
t <sub>su2</sub>	Setup CSB <sub>falling edge</sub> to RDB <sub>falling edge</sub>	0 ns	-	-
t <sub>d1</sub>	Delay RDB <sub>falling edge</sub> to AD data valid (consecutive Read - Read)	12 ns	-	40 ns
	Delay RDB <sub>falling edge</sub> to AD data valid (consecutive Write - Read)	17 ns	-	193 ns
t <sub>d2</sub>	Delay CSB <sub>falling edge</sub> to RDY active	-	-	13 ns
t <sub>d3</sub>	Delay RDB <sub>falling edge</sub> to RDY <sub>falling edge</sub>	-	-	15 ns
t <sub>d4</sub>	Delay RDB <sub>rising edge</sub> to AD data high-Z	-	-	10 ns
t <sub>d5</sub>	Delay CSB <sub>rising edge</sub> to RDY high-Z	-	-	10 ns
t <sub>pw1</sub>	RDB Low time (consecutive Read - Read)	35 ns	60 ns	-
	RDB Low time (consecutive Write - Read)	35 ns	200 ns	-
t <sub>pw2</sub>	RDY Low time (consecutive Read - Read)	20 ns	-	40 ns
	RDY Low time (consecutive Write - Read)	20 ns	-	185 ns
t <sub>pw3</sub>	ALE High time	5 ns	-	-
t <sub>h1</sub>	Hold AD address valid after ALE <sub>falling edge</sub>	9 ns	-	-
t <sub>h2</sub>	Hold CSB Low after RDB <sub>rising edge</sub>	0 ns	-	-
t <sub>h3</sub>	Hold RDB Low after RDY <sub>rising edge</sub>	0 ns	-	-
t <sub>p1</sub>	Time between ALE <sub>falling edge</sub> and RDB <sub>falling edge</sub>	0 ns	-	-
t <sub>p2</sub>	Time between (consecutive Read - Read) accesses (RDB_{rising edge} to ALE_{rising edge})	20 ns	-	-
t <sub>p2</sub>	Time between (consecutive Write - Read) accesses (RDB_{rising edge} to ALE_{rising edge})	160 ns	-	-








 Table 25
 Write Access Timing in MULTIPLEXED Mode (For use with Figure 18)

t<sub>p1</sub>

Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Set up AD address valid to ALE <sub>falling edge</sub>	5 ns	-	-
t <sub>su2</sub>	Set up CSB <sub>falling edge</sub> to WRB <sub>falling edge</sub>	0 ns	-	-
t <sub>su3</sub>	Set up AD data valid to WRB <sub>rising edge</sub>	5 ns	-	-
t <sub>d2</sub>	Delay CSB <sub>falling edge</sub> to RDY active	-	-	13 ns
t <sub>d3</sub>	Delay WRB <sub>falling edge</sub> to RDY <sub>falling edge</sub>	-	-	15 ns
t <sub>d5</sub>	Delay CSB <sub>rising edge</sub> to RDY high-Z	-	-	9 ns
t <sub>pw1</sub>	WRB Low time	30 ns	188 ns	-
t <sub>pw2</sub>	RDY Low time	15 ns	-	173 ns
t <sub>pw3</sub>	ALE High time	5 ns	-	-
t <sub>h1</sub>	Hold AD address valid after ALE <sub>falling edge</sub>	9 ns	-	-
t <sub>h2</sub>	Hold CSB Low after WRB <sub>rising edge</sub>	0 ns	-	-
t <sub>h3</sub>	Hold WRB Low after RDY <sub>rising edge</sub>	0 ns	-	-
t <sub>h4</sub>	AD data hold valid after WRB <sub>rising edge</sub>	7 ns	-	-
t <sub>p1</sub>	Time between ALE <sub>falling edge</sub> and WRB <sub>falling edge</sub>	0 ns	-	-
t <sub>p2</sub>	Time between consecutive accesses (WRB_{rising edge} to ALE_{rising edge})	1600 ns	-	-

ADVANCED COMMUNICATIONS FINAL Figure 18 Write Access Timing in MULTIPLEXED Mode

EMTECH



### Serial Mode

In SERIAL Mode, the device is configured to interface with a serial microprocessor bus. Figure 19 and Figure 20 show the timing diagrams of read and write accesses for this mode. The serial interface can be SPI compatible.

FINAL

The Motorola SPI convention is such that address and data is transmitted and received MSB first. On the ACS8530, device address and data are transmitted and received LSB first. Address, read/ write control and data on the SDI pin is latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE (note CLKE=A(1)). For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).

### Figure 19 Read Access Timing in SERIAL Mode




Table 26 Read Access Timing in SER	RIAL Mode (For use with Figure 19)
------------------------------------	------------------------------------

Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup SDI valid to SCLK <sub>rising edge</sub>	4 ns	-	-
t <sub>su2</sub>	Setup CSB <sub>falling edge</sub> to SCLK <sub>rising edge</sub>	14 ns	-	-
t <sub>d1</sub>	Delay SCLK <sub>rising edge</sub> (SCLK <sub>falling edge</sub> for CLKE = 1) to SDO valid	-	-	18 ns
t <sub>d2</sub>	Delay CSB <sub>rising edge</sub> to SDO high-Z	-	-	16 ns



DATASHEET


### ADVANCED COMMUNICATIONS

Table 26 Read Access Timing in SERIAL Mode (For use with Figure 19) (cont...)

Symbol	Parameter	MIN	TYP	MAX
t <sub>pw1</sub>	SCLK Low time	22 ns	-	-
t <sub>pw2</sub>	SCLK High time	22 ns	-	-
t <sub>h1</sub>	Hold SDI valid after SCLK <sub>rising edge</sub>	6 ns	-	-
t <sub>h2</sub>	Hold CSB <i>Low</i> after SCLK <sub>rising edge</sub> , for CLKE = 0 Hold CSB <i>Low</i> after SCLK <sub>falling edge</sub> , for CLKE = 1	5 ns	-	-
tp	Time between consecutive accesses (CSB_{rising edge} to CSB_{falling edge})	10 ns	-	-

FINAL

Figure 20 Write Access Timing in SERIAL Mode



Symbol	Parameter	MIN	TYP	MAX
t <sub>su1</sub>	Setup SDI valid to SCLK <sub>rising edge</sub>	4 ns	-	-
t <sub>su2</sub>	Setup CSB <sub>falling edge</sub> to SCLK <sub>rising edge</sub>	14 ns	-	-
t <sub>pw1</sub>	SCLK Low time	22 ns	-	-
t <sub>pw2</sub>	SCLK High time	22 ns	-	-
t <sub>h1</sub>	Hold SDI valid after SCLK <sub>rising edge</sub>	6 ns	-	-
t <sub>h2</sub>	Hold CSB Low after SCLK <sub>rising edge</sub>	5 ns	-	-
tp	Time between consecutive accesses (CSB_{rising edge} to CSB_{falling edge})	10 ns	-	-



**EPROM Mode** 

### ADVANCED COMMUNICATIONS


Figure 21 Access Timing in EPROM mode



Symbol	Parameter	MIN	TYP	MAX
t <sub>acc</sub>	Delay CSB <sub>falling edge</sub> or A change to AD valid	-	-	920 ns


### Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced Low. The reset is asynchronous, the minimum Low pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8530 is held in a reset state for 250 ms after the PORB pin has been pulled High. In normal operation PORB should be held High.



FINAL

This mode is suitable for use with an EPROM, in which configuration data is stored (one-way communication - status information will not be accessible). A state machine internal to the ACS8530 device will perform numerous EPROM read operations to read the data out of the EPROM. In EPROM Mode, the ACS8530 takes control of the bus as Master





DATASHEET



### ADVANCED COMMUNICATIONS

### FINAL

### **Register Map**

Each Register, or register group, is described in the following Register Map (Table 29) and subsequent Register Description Tables.

### **Register Organization**

The ACS8530 SETS uses a total of 118 8-bit register locations, identified by a Register Name and corresponding hexadecimal Register Address. They are presented here in ascending order of Reg. address. and each Register is organized with the most-significant bit positioned in the left-most bit, and bit significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the Register Map, (Table 29 on page 54). Shaded areas in the map are "don't care" and writing either 0 or 1 will not affect any function of the device. Bits labelled "Set to zero" or "Set to one" must be set as stated during initialization of the device, either following power-up, or after a power-on reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

### Multi-word Registers

For Multi-word Registers (e.g. Reg. 0C and 0D), all the words have to be written to their separate addresses, and without any other access taking place, before their combined value can take effect. If the sequence is interrupted, the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

### **Register Access**

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip\_id* and *chip\_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the *sts\_interrupts* register), any individual data field may be cleared by writing a 1 into each bit of the field (writing a 0 value into a bit will not affect the value of the bit).

### **Configuration Registers**

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some will be pin-settable. All configuration registers can be read out over the microprocessor port.

### Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation. Each individual status register has a unique location.

### Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7D refers).

Bits in the interrupt status register are set (*High*) by:

- 1. Any reference source becoming valid or going invalid.
- 2. Change in the operating state (e.g. Locked, Holdover)
- 3. A brief loss of the currently selected reference source.
- 4. An AMI input error.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted. All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

### Defaults

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device, which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.



FINAL

## ACS8530 SETS

### DATASHEET

### Table 29 Register Map

Register Name	S.	±.				Dat	a Bit			
	Address (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
chip_id (RO)	00	52				umber [7:0] 8 lea	-			
	01	21			Device part ni	umber [15:8] 8 m	,	its of the chip ID		
chip_revision (RO)	02	00					number [7:0]	1	1 -	
test_register1 (R/W)	03	14	phase_alarm	disable_180		resync_ analog	Set to zero	8K edge polarity	Set to zero	Set to zero
sts_interrupts (R/ W)	05	FF	18 valid	I7 valid	l6 valid	15 valid	l4 valid	13 valid	l2 valid	I1 valid
			change	change	change	change	change	change	change	change
	06	3F	operating_ mode	main_ref_ failed	l14 valid change	l13 valid change	l12 valid change	l11 valid change	l10 valid change	l9 valid change
sts_current_DPLL_frequency, see OC⁄ OD	07	00						Bits [18:16] of	current DPLL fr	equency
sts_interrupts (R/ W)	08	50	Sync_ip_alarm	T4_status	phasemon_ alarm	T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS
sts_operating (RO)	09	41	SYNC2K_ alarm	T4_DPLL_lock	TO_DPLL_freq _soft_alarm	T4_DPLL_freq soft alarm		T0_	_DPLL_operating	g_mode
sts_priority_table (RO)	0A	00		Highest priority	validated source			Qurrently s	elected source	
	0B	00			ty validated source	e.		2nd highest prio		Irce
sts_current_DPLL_frequency[7:0]	0D 0C	00		na mgnest prion		e Bits [7:0] of curre	nt DPLL frequer		ny vandaleu Sol	
		00				. ,	-			
(RO) [15:8]	0D				E	Bits [15:8] of curre	ant DFLL Ireque		0:161 of	DDLL offert
[18:16]	07	00	10	17	10	15	14		3:16] of current	
sts_sources_valid (RO)	0E	00	18	17	<i>I</i> 6	15	14	13	12	11
	0F	00	-	1 -	114	113	112	11 1	110	19
sts_reference_sources (RO)			Out-of-band alarm (soft)	Out-of band alarm (hard)	No Activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	No activity alarm	Phase lock alarm
Status of Input pairs (1 & 2)	10	66		Status o	of I2 Input			Status	of I1 Input	•
(3 & 4) 1		66		Status o	of I4 Input			Status	of I3 Input	
(5 & 6)	12	66		Status o	of I6 Input			Status	of I5 Input	
(7 & 8)	13	66		Status o	of I8 Input			Status	of I7 Input	
. ,	14	66			f I10 Input				of I9 Input	
(11 & 12)	15	66			f I12 Input				of I11 Input	
(13 & 14)	16	66			f I14 Input				of I13 Input	
cnfg_ref_selection_priority(1 & 2)	18	32			ed priority I2				ed_priority I1	
( <i>R/W</i> ) (3 & 4)	19	54			ed priority I2				ed priority I3	
		76			- /			, 0		
. ,	1A				ed_priority I6		programmed_priority I5 programmed_priority I7			
. ,	1B	98		1 0	ed_priority I8					
(9 & 10)	1C	BA		, 0	d_priority I10				ed_priority I9	
(11 & 12)	1D	DC			d_priority I12				ed_priority I11	
(13 & 14)	1E	FE		programme	d_priority I14				ed_priority I13	
cnfg_ref_source_frequency _1	20	00	Set to	o zero		et_id_1			to zero	
	21			o zero		et_id_2		Set	to zero	
3	22	00	divn_3	lock8k_3	bucke	et_id_3		reference_sou	irce_frequency_	3
4	23	00	divn_4	lock8k_4	bucke	et_id_4		reference_sou	<pre>irce_frequency_</pre>	4
5	24	03	divn_5	lock8k_5	bucke	et_id_5		reference_sou	irce_frequency_	5
6	25	03	divn_6	lock8k_6	bucke	et_id_6		reference_sou	irce_frequency_	6
7	26	03	divn_7	lock8k_7	bucke	et_id_7		reference_sou	irce_frequency_	7
8	27	03	divn_8	lock8k_8	bucke	et_id_8		reference_sou	Irce_frequency_	8
9	28	03	divn_9	lock8k_9	bucke	et_id_9		reference_sou	Irce_frequency_	9
10	29	03	divn_10	lock8k_10	bucke	t_id_10		reference_sou	rce_frequency_1	0
11	2A	03	divn_11	lock8k_11	bucke	t_id_11		reference_sou	rce_frequency_1	1
12	2B	01		lock8k_12		 t_id_12			rce_frequency_1	
	2C	01	 divn_13	 lock8k_13		 t_id_13	1		rce_frequency_1	
	2D	01	divn 14	lock8k 14		t_id_14		_	rce_frequency_1	
cnfg_sts_remote_sources_valid	30	FF		···· <u>·</u> ··	200.10		channels <8:1>		·_ · · · · · · · · · · · · · · · · · ·	
(R/W)	31	3F			1	. iemete otatoo,		, channels <14:9	>	
cnfg_operating_mode (R/ W)	32	00			I				DPLL operating	n mode
force select reference source	32 33	00 0F						-	_DFLL_operating	
	33	UL						iorcea rete	HENCE SOURCE	



### ADVANCED COMMUNICATIONS

FINAL

### DATASHEET

 Table 29 Register Map (cont...)

Register Name	S.	±				Dat	a Bit				
RO = Read Only R/W = Read/Write	Addre (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
cnfg_input_mode (Bit 1 RO, otherwise R/ W)	34	C2	auto_extsync_ en	phalarm_ timeout	XO_ edge	man_holdover	extsync_en	IP_sonsdhb	master_slaveb	reversion_ mode	
cnfg_T4_path (R/W)	35	40	Lock_T4_to_ T0	T4_dig_ feedback		T4_op_ from_T0		T4_forced_ref	erence_source		
cnfg_differential_inputs (R/W)	36	02					•		I6_PECL	I5_LVDS	
cnfg_uPsel_pins (RO)	37	02						٨	licroprocessor ty	be	
cnfg_dig_outputs_sonsdh (R/W)	38	1F		dig2_sonsdh	dig1_sonsdh						
cnfg_digtial_frequencies (R/ W)	39	08	digital2_	frequency	digital1_	frequency					
cnfg_differential_outputs (R/W)	ЗA	<i>C</i> 6					T07_PE	CL_LVDS	T06_LV	DS_PECL	
cnfg_auto_bw_sel (R/ W)	3B	FB	auto_BW_sel				T0_lim_int				
cnfg_nominal_frequency [7:0]	ЗC	99				Nominal fre	quency [7:0]	L			
(R/W) [15:8]	ЗD	99				Nominal free	uency [15:8]				
cnfg_holdover_frequency [7:0]	ЗE	00				Holdover fre	quency [7:0]				
(R/W) [15:8]	3F	00				Holdover free	quency [15:8]				
cnfg_holdover_modes (R/ W)	40	88	auto_ averaging	fast_averaging	read_average	Mini-holdo	over_mode		over frequency [1 egisters 3E and 3		
cnfg_DPLL_freq_limit (R/W) [7:0]	41	76				DPLL frequency	offset limit [7:0]				
[9:8]	42	00							DPLL frequency	offset limit[9:8	
cnfg_interrupt_mask (R/W) [7:0]	43	00	l8 interrupt not masked	17 interrupt not masked	l6 interrupt not masked	15 interrupt not masked	l4 interrupt not masked	l3 interrupt not masked	l2 interrupt not masked	I1 interrupt not masked	
[15:8]	44	00	Operating_ modeinterrupt not masked	Main_ref_ failed interrupt not masked	l14 interrupt not masked	I13 interrupt not masked	I12 interrupt not masked	l11 interrupt not masked	l10 interrupt not masked	19 interrupt not masked	
[23:16]	45	00	Sync_ip_ alarminterrupt not masked	T4_status interrupt not masked	phasemon_ alarminterrupt not masked	T4_inputs_ failed interrupt not masked	AMI2_Viol interrupt not masked	AMI2_LOS interrupt not masked	AMI1_ Viol interrupt not masked	AMI1_LOS interrupt not masked	
cnfg_freq_divn (R/W) [7:0]	46	FF		1		divn_va	lue [7:0]		1	1	
[13:8]	47	ЗF					divn_val	ue [13:8]			
cnfg_monitors (R/ W)	48	05	freq_mon_ clock	los_flag_ on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable	
cnfg_freq_mon_threshold (R/W)	49	23	S	oft_frequency_ala	arm_threshold [3:	0]	ha	ard_frequency_al	arm_threshold [3	:0]	
cnfg_current_freq_mon_ threshold (R/ W)	4A	23	curre	ent soft frequency	/ alarm threshold	[3:0]	curren	t_hard_frequenc	y_alarm_thresho	ld [3:0]	
cnfg_registers_source_select (R/ W)	4B	00				T4_T0_select	freque	ency_measureme	nt_channel_sele	ct [3:0]	
sts_freq_measurement (R/W)	4C	00				freq_measuren	nent_value [7:0]				
cnfg_DPLL_soft_limit (R/ W)	4D	8E	Freq limit Phase loss enable		DPLL	Frequency Soft A	larm Limit [6:0] F	Resolution = 0.62	8 ppm		
cnfg_upper_threshold_0 (R/W)	50	06		•	Configu	ration 0: Activity	alarm set thresho	old [7:0]			
cnfg_lower_threshold_0 (R/W)	51	04			Configui	ration 0: Activity a	larm reset thresh	old [7:0]			
cnfg_bucket_size_0 (R/W)	52	08			Config	uration 0: Activity	alarm bucket siz	re [7:0]			
cnfg_decay_rate_0 (R/W)	53	01							Cfg 0:deca	y_rate [1:0]	
cnfg_upper_threshold_1 (R/W)	54	06			Configu	ration 1: Activity	alarm set thresh	old [7:0]			
cnfg_lower_threshold_1 (R/W)	55	04			Configui	ration 1: Activity a	larm reset thresh	old [7:0]			
cnfg_bucket_size_1 (R/W)	56	08			Config	uration 1: Activity	alarm bucket siz	ze [7:0]			
cnfg_decay_rate_1 (R/W)	57	01				-			Cfg 1:deca	y_rate [1:0]	
cnfg_upper_threshold_2 (R/ W)	58	06			Configu	ration 2: Activity	alarm set thresho	old [7:0]	•		
cnfg_lower_threshold_2 (R/ W)	59	04			Configui	ration 2: Activity a	larm reset thresh	old [7:0]			
cnfg_bucket_size_2 (R/W)	5A	08			Config	uration 2: Activity	alarm bucket siz	re [7:0]			
cnfg_decay_rate_2 (R/W)	5B	01							Cfg 2:deca	y_rate [1:0]	
cnfg_upper_threshold_3 (R/W)	5C	06		Configuration 3: Activity alarm set threshold [7:0]					- 3		
cnfg_lower_threshold_3 (R/ W)	5D	04				ration 3: Activity a					
cnfg_bucket_size_3 (R/W)	5E	08			Config	uration 3: Activity	alarm bucket siz	ze [7:0]			
		1							Cfg 3:deca		



## ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Table 29 Register Map (cont...)

Register Name	SS()	olt Olt				Dat	a Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_output_frequency (R/ W)										
(TO1 & TO2)	60	85		output_fre	eq_2 (TO2)			output_fr	req_1 (TO1)	
(TO3 & TO4)	61	86		output_fre	eq_4 (TO4)			output_fr	eq_3 (TO3)	
(TO5 & TO6)	62	8A		output_fre	eq_6 (TO6)			output_fr	eq_5 (TO5)	
(TO7 to TO11)	63	F6	MFrSync enable	FrSync enable	TO9 enable	TO8 enable		output_fr	eq_7 (TO7)	
cnfg_T4_DPLL_frequency (R/ W)	64	01		Auto Disable T4 output	AMI Duty cycle	T4 SONET/ SDH selection		7	T4_DPLL_freque	ency
cnfg_T0_DPLL_frequency (R/ W)	65	01	T4 for measuring T0 phase	T4 APLL for T0 E1/DS1	T0 Freq t	o T4 APLL			T0_DPLL_frequ	ency
cnfg_T4_DPLL_bw (R/ W)	66	00		•	•		•		T4_DPLL_	bandwidth [1:0]
cnfg_T0_DPLL_locked_bw (R/ W)	67	0B					T0_DI	PLL_locked_bandw	idth [4:0]	
cnfg_T0_DPLL_acq_bw (R/W)	69	0F					T0_DPL	L_acquisition band	lwidth [4:0]	
cnfg_T4_DPLL_damping (R/W)	6A	13		T4_P	D2_gain_alog_8F	([6:4]			T4_damping [2	2:0]
cnfg_T0_DPLL_damping (R/W)	6B	13		T0_P	D2_gain_alog_8F	([6:4]			T0_damping [2	2:0]
cnfg_T4_DPLL_PD2_gain (R/ W)	6C	C2	T4_PD2_gain_ enable	T4_	PD2_gain_alog [	6:4]		T4	PD2_gain_digit	al [2:0]
cnfg_T0_DPLL_PD2_gain (R/ W)	6D	C2	T0_PD2_gain_ enable	T0_	_PD2_gain_alog [	6:4]		TO_	PD2_gain_digit	al [2:0]
cnfg_phase_offset (R/W) [7:0]	70	00		•		phase_offset_value[7:0]				
[15:8]	71	00				phase_offse	t_value[15:8]			
cnfg_PBO_phase_offset (R/W)	72	00					PBO_pha	se_ offset [5:0]		
cnfg_phase_loss_fine_limit (R/ W)	73	A2	Fine limit Phase loss enable (1)	No activity for phase loss	Test Bit Set to 1			pha	se_loss_fine_lir	mit [2:0]
cnfg_phase_loss_coarse_limit (R/W)	74	85	<i>Coarse limit Phase loss enable (2)</i>	Wide range enable	Enable Multi Phase resp.			Phase loss coarse	e limit in UI p-p [	[3:0]
cnfg_phasemon (R/W)	76	06	Input noise window enable		Phasemon Enable	Phasemon Auto PBO		Phase mon	itor limit [3:0]	
sts_current_phase (RO) [7:0]	77	00				current_p	hase[7:0]			
[15:8]	78	00				current_p	hase[15:8]			
cnfg_phase_alarm_timeout (R/W)	79	32					Timeout value	in 2s intervals [5:0	]	
cnfg_sync_pulses (R/ W)	7A	00	2 k/8 k out from T4				8 k invert	8 k pulse enable	2 k invert	2 k pulse enable
cnfg_sync_phase (R/ W)	7B	00	indep_FrSync/ MFrSync	Sync_OC-N_ rates				·	Syr	nc_phase
cnfg_sync_monitor (R/W)	7C	2B	ph_offset_ ramp	S	Sync_monitor_ lim	iit		Sync_refer	ence_source	
cnfg_interrupt (R/ W)	7D	02						GPO interrupt enable	Interrupt tristate enable	Interrupt polarity enable
cnfg_protection(R/W)	7E	85				protecti	on_value			
cnfg_uPsel (R/W)	7F	02 *							r type (* Default .e on UPSEL[2:	value depends o 0] pins)



**Register Descriptions** 

FINAL

## ACS8530 SETS

DATASHEET

### Address (hex): 00

Register Name	chip_id		Description	(RO) 8 least sig chip ID.	nificant bits of the	Default Value	0101 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip	o_id[7:0]			
Bit No.	Description			Bit Value	Value Description	า	
[7:0]	<i>chip_id</i> Least significant b	oyte of the device	ID	52 (hex)			

### Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sig chip ID.	nificant bits of the	Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_	_id[15:8]			
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	<i>chip_id</i> Most significant b	byte of the device I	D	21 (hex)			

### Address (hex): 02

Register Name	chip_revision		Description	(RO) Silicon revi	ision of the device.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			chip_re	vision[7:0]			
Bit No.	Description			Bit Value	Value Description	I	
[7:0]	<i>chip_revision</i> Silicon revision of th	ne device		00 (hex)			

### ADVANCED COMMUNICATIONS

### Address (hex): 03

Register Name	test_register1		Description		containing various ot normally used).	Default Value	0001 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
phase_alarm	disable_180		resync_analog	Set to zero	8k Edge Polarity	Set to zero	Set to zero
Bit No.	Description			Bit Value	Value Description	n	
7	<i>phase_alarm (</i> ph Instantaneous re			0 1	T0 DPLL reportin T0 DPLL reportin		
6	<i>disable_180</i> Normally the DPL	L will try to lock t	o the nearest	0	T0 DPLL automat enable.	tically determine	s frequency lock
5	edge $(\pm 180^{\circ})$ for a new reference. that it is phase to capture range rev to frequency and into frequency lock to	the first 2 second If the DPLL does ocked after this til verts to ±360°, w phase locking. F cking mode may r a new reference er, this may cause to 360° when th	ds when locking to not determine me, then the which corresponds forcing the DPLL reduce the time to by up to 2 e an unnecessary e new and old	1		o always frequen	cy and phase lock.
		مر مرد المراجع		0	An al an all i dan an		duning a first O
4	resync_analog (a The analog outpu synchronization n low frequencies b	it dividers include nechanism to ens	e a sure phase lock at	0 1	clocks divided do with equivalent fr Hence ensuring t	wer-up. Iways synchroniz wyn from the APL requency digital o hat 6.48 MHz ou c with the DPLL o	zed. This keeps the L output, in sync clocks in the DPLL. utput clocks, and even though only a
3	Test Control Leave unchanged	d or set to zero		0	-		
2	8k Edge Polarity When Lock8k mo reference source on either the risin clock.	, this bit allows th	•	0 1	Lock to falling clo Lock to rising clo		
1	Test Control Leave unchanged	d or set to zero		0	-		
0	Test Control Leave unchanged	d or set to zero		0	-		

FINAL

## ACS8530 SETS

### ADVANCED COMMUNICATIONS

### Address (hex): 05

Register Name	sts_interrupts		Description	(R/W) Bits [7:0 status register.	] of the interrupt	Default Value	1111 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
18	17	16	15	14	13	12	11	
Bit No.	Description			Bit Value	Value Description	on		
7		, or invalid (if it v	has become valid vas valid). Latched I to this bit.	0 1		c changed status ( anged status (valio the input to 0.		
6		, or invalid (if it v	has become valid vas valid). Latched I to this bit.	0 1	Input I7 has not changed status (valid/invalid). Input I7 has changed status (valid/invalid). Writing 1 resets the input to 0.			
5		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1	Input I6 has not changed status (valid/ invalid). Input I6 has changed status (valid/ invalid). Writing 1 resets the input to 0.			
4		, or invalid (if it v	has become valid vas valid). Latched I to this bit.	0 1		changed status ( anged status (valio the input to 0.		
3		, or invalid (if it v	has become valid vas valid). Latched I to this bit.	0 1		c changed status ( anged status (valio the input to 0.		
2		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		c changed status ( anged status (valio the input to 0.		
1		, or invalid (if it v	has become valid vas valid). Latched I to this bit.	0 1		c changed status ( anged status (valio the input to 0.		
0		, or invalid (if it w	has become valid vas valid). Latched I to this bit.	0 1		changed status ( anged status (valio the input to 0.		

FINAL

## ACS8530 SETS

### Address (hex): 06

Register Name	sts_interrupts		Description	(R/W) Bits [15: status register.	8] of the interrupt	Default Value	0011 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode	main_ref_failed	114	113	112	11 1	110	19
Bit No.	Description			Bit Value	Value Descriptio	on	
7	operating_mode Interrupt indicati changed. Latcher to this bit.	ng that the oper	ating mode has oftware writing a 1	0 1	Operating mode Operating mode Writing 1 resets	-	I.
6	the input to beco	upt will be raised is much quicke ome invalid. This <i>e-run</i> or <i>Holdove</i>	d after 2 missing r than waiting for input is not er modes. Latched	0 1	Input to the T0 I Input to the T0 I Writing 1 resets	OPLL has failed.	
5	<i>I14</i> Interrupt indicating that input I14 has become valid (if it was invalid), or invalid (if it was valid). Latched until reset by software writing a 1 to this bit.			0 1	Input I14 has not changed status (valid/ invalid) Input I14 has changed status (valid/ invalid). Writing 1 resets the input to 0.		
4		or invalid (if it w	has become valid as valid). Latched to this bit.	0 1		ot changed status nanged status (va the input to 0.	
3		or invalid (if it w	has become valid ras valid). Latched to this bit.	0 1		ot changed status nanged status (va the input to 0.	
2		or invalid (if it w	has become valid ras valid). Latched to this bit.	0 1	Input I11 has ch	ot changed status nanged status (va the input to 0.	lid/invalid).
1		or invalid (if it w	has become valid as valid). Latched to this bit.	0 1		ot changed status nanged status (va the input to 0.	
0		or invalid (if it w	nas become valid as valid). Latched to this bit.	0 1		changed status ( inged status (valionation) the input to 0.	

**FINAL** 

## ACS8530 SETS



DATASHEET

### ADVANCED COMMUNICATIONS

### Address (hex): 07

Register Name	sts_current_DPLL [18:16]	_frequency	Description	(RO) Bits [18:16 DPLL frequency	6] of the current /.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					sts_curi	rent_DPLL_freque	ncy[18:16]
Bit No.	Description			Bit Value	Value Descripti	on	
[7:3]	Not used.			-	-		
[2:0]	sts_current_DPLL When Bit 4 (74_7) (cnfg_registers_si for the T0 path is When this Bit 4 = reported.	<i>O_select</i> ) of Reg <i>ource_select</i> ) = reported.	g. 4B	-	See register de sts_current_DF	scription of <i>LL_frequency</i> at F	leg. 0D.

FINAL

### Address (hex): 08

Register Name	sts_interrupts		Description	(R/W) Bits [23: status register.	16] of the interrupt	Default Value	0101 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sync_ip_alarm	T4_status	phasemon_ alarm	T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Sync ip alarm			0	Input Frame Syn	c alarm has not c	occurred.
	Interrupt indicati	ts alarm limit. Lat	e Sync input ched until reset by	1	Input Frame Syn Writing 1 resets	c alarm has occu	
6	T4 status			0	Input to the T4 D	PLL has not char	nged.
	it was locked) or	gained lock (if it	PLL has lost lock (if was not locked). riting a 1 to this bit.	1	Input to the T4 D Writing 1 resets	•	ned lock.
5	phasemon_alarr	n		0	Alarm condition	has not occurred	
			e Reg. 76.Latched	1	Alarm condition Writing 1 resets		
4	T4_inputs_failed	1		0	T4 DPLL has vali	d inputs.	
		ng that no valid ir _atched until rese	nputs are available et by software	1	T4 DPLL has no v Writing 1 resets	•	
3	AMI2_Viol			0	Input I2 has had		
	•	it I2. Latched unti	iolation error has il reset by software	1	Input I2 has had Writing 1 resets		

### Address (hex): 08 (cont...)

Register Name	ter Name sts_interrupts		Description	(R/W) Bits [23:16] of the interrupt status register.		Default Value	0101 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sync_ip_alarm	T4_status	phasemon_ alarm	T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS
Bit No.	Description			Bit Value	Value Descriptio	n	
2	AMI2 LOS			0	Input I2 has had	no LOS error.	
	Interrupt indicating that an AMI LOS error has		1	Input I2 has had a LOS error.			
	occurred on inpu writing a 1 to thi		I reset by software		Writing 1 resets the input to 0.		
1	AMI1 Viol			0	Input I1 has had no violation error.		
	_	ing that an AMI V	olation error has	1	Input I1 has had a violation error.		
	occurred on inpu writing a 1 to thi		I reset by software		Writing 1 resets	the input to 0.	
0	AMI1_LOS			0	Input I1 has had	no LOS error.	
	_	ing that an AMI L	OS error has	1	Input I1 has had	a LOS error.	
	occurred on inpu writing a 1 to thi		I reset by software		Writing 1 resets	the input to 0.	

FINAL

### Address (hex): 09

Register Name	sts_operating		Description	(RO) Current ope the device's inte machine.	0	Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SYNC2K_alarm	T4_DPLL_Lock	T0_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		T0_	_DPLL_operating_	mode
Bit No.	Description			Bit Value	Value Description	on	
7	<i>SYNC2K_alarm</i> Reports current status of the external Sync. Monitor alarm.		0 1	External Sync. monitor not in alarm condition. External Sync. monitor in alarm condition.			

## ACS8530 SETS



	COMMUN 09 (cont	_	FIN	JAL			DATASH
ddress (hex): Register Name			Description	(RO) Current or the device's int machine.	perating state of ernal state	Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SYNC2K_alarm	T4_DPLL_Lock	T0_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		T0_DPLL_operating_mode		
Bit No.	Description	1		Bit Value	Value Descripti	on	
6			0		ase locked to refe locked to referenc		
	at any time any c coarse phase los slips) then this ir lock bit (Reg. 09 indicating that a requirement that disable/ re-enabl read of the T4 lo	e loss detector ena cycle slips occur the ss detector (which formation is latch Bit 6) will go low a problem has occu t the coarse phase e sequence is per cked bit, in order ether the T4 DPLL	hat trigger the monitors cycle hed so that the and stay low, urred. It is then a loss detector's formed during a to get a current				



DATASHEET

## ADVANCED COMMUNICATIONS

### Address (hex): 09 (cont...)

Register Name	sts_operating		Description	(RO) Current operating state of <b>Default Value</b> 0100 ( the device's internal state machine.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SYNC2K_alarm	T4_DPLL_Lock	T0_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		T0_	_DPLL_operating_	mode		
Bit No.	Description			Bit Value	Value Description	ิท			
5	T0_DPLL_freq_s			0	T0 DPLL tracking its reference within the limits of				
	and "soft" alarm extent to which it limiting. The "sof the DPLL tracking	a programmable limit. The frequen will track a refere t" limit is the poin g a reference will he status of the "s	cy limit is the ence before t beyond which cause an alarm.	1	the programmed "soft" alarm. T0 DPLL tracking its reference beyond the limits of the programmed "soft" alarm.				
4	<i>T4_DPLL_freq_s</i> The T4 DPLL has	oft_alarm a programmable	frequency limit	0	T4 DPLL tracking its reference within the limits of the programmed "soft" alarm.				
	extent to which it limiting. The "sof the DPLL tracking	limit. The frequen t will track a referent t" limit is the poin g a reference will he status of the "s	ence before t beyond which cause an alarm.	1	T4 DPLL tracking its reference beyond the limits the programmed "soft" alarm.				
3	Not used.			-	-				
[2:0]		<i>ing_mode</i> to report the stat ine controlling the		000 001 010 011 100 101 110 111	Not used. Free-run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.				

FINAL



### Address (hex): 0A

Register Name	sts_priority_table		Description	(RO) Bits [7:0] of priority table.	of the validated	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Highest priority v	alidated source			Currently s	elected source			
Bit No.	Description			Bit Value	Value Descripti	ion			
[7:4]	Highest priority va	alidated source		0000	No valid source				
	Reports the input	channel numbe	er of the highest	0001	Input I1 is the h	nighest priority val	id source.		
	priority validated s	source.		0010	Input I2 is the h	nighest priority val	id source.		
	NoteIf an input i			0011	Input I3 is the h	nighest priority val	id source.		
	this field when otl			0100		nighest priority val			
	may have been di	isallowed in Reg	i. 30 and Reg. 31	0101		nighest priority val			
	(cnfg_sts_remote	_sources_valid)		0110		nighest priority val			
				0111	Input I7 is the highest priority valid source.				
	* When Bit 4 (74_	TO select) of Re	eg. 4B	1000	•	nighest priority val			
	(cnfg_registers_s			1001		nighest priority val			
			0 path is reported.	1010		highest priority va			
	When this Bit 4 =			1011		highest priority va			
	source for the T4			1100	Input I12 is the highest priority valid source. Input I13 is the highest priority valid source.				
				1101					
				1110		highest priority va	alid source.		
				1111	Not used.				
[3:0]	Currently selected	l source		0000	No source curre	ently selected.			
	Reports the input	channel numbe	of the currently	0001	Input I1 is the o	currently selected	source.		
	selected source. V	When in Non-rev	ertive mode, this	0010	Input I2 is the o	currently selected	source.		
	is not necessarily	the same as the	e highest priority	0011	Input I3 is the o	currently selected	source.		
	validated source.			0100	Input I4 is the o	currently selected	source.		
	NoteIf an input i			0101		currently selected			
	this field when otl			0110		currently selected			
	may have been di			0111		currently selected			
	(cnfg_sts_remote	_sources_valid)		1000		currently selected			
				1001		currently selected			
	* When Bit 4 (74_	TO_select) of Re	eg. 4B	1010		currently selected			
	(cnfg_registers_s			1011		currently selected			
	selected source for			1100		currently selected			
			elected source for	1101		currently selected			
	the T4 path is rep			1110		currently selected	d source.		
	a Non-revertive m			1111	Not used.				
	same as the highe								

FINAL

## ACS8530 SETS

ADVANCED COMMUNICATIONS

### Address (hex): 0B

Register Name	sts_priority_table		Description	(RO) Bits [15:8] priority table.	Default Value	alue 0000 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	3 <sup>rd</sup> highest priority	validated sourc	е	2 <sup>nd</sup> highest priority validated source					
Bit No.	Description			Bit Value	Value Description	on			
[7:4]	3 <sup>rd</sup> highest priorit			0000		d <sub>.</sub> sources availab			
	Reports the input channel numb		of the 3 <sup>rd</sup> highest	0001	Input I1 is the 3 <sup>rd</sup> highest priority valid source.				
	priority validated s			0010	Input I2 is the 3 <sup>rd</sup> highest priority valid source. Input I3 is the 3 <sup>rd</sup> highest priority valid source.				
	NoteIf an input i			0011					
	this field when oth			0100	Input I4 is the 3 <sup>rd</sup> highest priority valid source.				
	may have been di	-	-	0101	Input I5 is the 3 <sup>rd</sup> highest priority valid source.				
	(cnfg_sts_remote_			0110	Input I6 is the 3 <sup>rd</sup> highest priority valid source. Input I7 is the 3 <sup>rd</sup> highest priority valid source.				
	* When Bit 4 (74_			0111		rd highest priority			
	(cnfg_registers_so			1000 1001		<sup>rd</sup> highest priority			
	priority validated s			1010		3 <sup>rd</sup> highest priorit			
	When this Bit 4 =			1011		3 <sup>rd</sup> highest priorit			
	the T4 path does		a 3 <sup>rd</sup> highest	1100		3 <sup>rd</sup> highest priorit			
	priority validated s	source.		1101		3 <sup>rd</sup> highest priorit			
				1110		3 <sup>rd</sup> highest priorit			
				1111	Not used.		,		
[3:0]	2 <sup>nd</sup> highest priorit	y validated		0000	Less than 2 vali	d sources availab	le.		
	Reports the input	channel numbe	r of the 2 <sup>nd</sup>	0001	Input I1 is the 2	nd highest priority	valid source.		
	highest priority va	lidated source.		0010	Input I2 is the 2	nd highest priority	valid source.		
	NoteIf an input i	is valid and it do	es not appear in	0011		nd highest priority			
	this field when oth	0,	1	0100	Input I4 is the 2 <sup>nd</sup> highest priority valid source.				
	may have been di			0101		the 2 <sup>nd</sup> highest priority valid			
	(cnfg_sts_remote_	_sources_valid).		0110		nd highest priority			
	* When Bit 4 (74_			0111		nd highest priority			
	(cnfg_registers_so			1000		nd highest priority			
	priority validated s			1001		nd highest priority			
	When this Bit 4 = 7			1010		2 <sup>nd</sup> highest priorit			
	source for the T4	path is reported		1011 1100	Input I11 is the 2 <sup>nd</sup> highest priority valid source. Input I12 is the 2 <sup>nd</sup> highest priority valid source.				
				1100		2 <sup>nd</sup> highest priori			
				1110	Input 113 is the	2 <sup>nd</sup> highest priori	ty valid source.		
				1111	Not used.		ly vanu source.		

FINAL

## ACS8530 SETS

## ACS8530 SETS

DATASHEET

### ADVANCED COMMUNICATIONS

### Address (hex): 0C

Register Name	sts_current_DPL [7:0]	L_frequency	Description	(RO) Bits [7:0] c frequency.	of the current DPLL	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Bits [7:0] of sts_cur	rent_DPLL_frequ	iency		
Bit No.	Description			Bit Value	Value Description		
[7:0]	Bits [7:0] of sts_current_DPLL_frequency * When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the frequency for the T0 path is reported. When this Bit 4 = 1 the frequency for the T4 path is reported.			-	See register descr sts_current_DPLL	•	leg. 0D.

FINAL

### Address (hex): 0D

Register Name	Name         sts_current_DPLL_frequency         Description         (RO) Bits [15:8] of DPLL frequency.           [15:8]         DPLL frequency.         DPLL frequency.					-				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
			sts_current_DPL	L_frequency[15:	8]					
Bit No.	Description			Bit Value	Value Descripti	on				
[7:0]	in Reg. 0C and Ref frequency offset * When Bit 4 (74_ ( <i>cnfg_registers_s</i> for the T0 path is	register is combi eg. 07 to represe of the DPLL. _TO_select) of Re source_select) = reported.	ned with the value ent the current eg. 4B	-	respect to the c in Reg. 07, Reg concatenated. signed integer. 0.0003068 dec with respect to crystal calibration cnfg_nominal_f value is actually can be viewed a rate of change is bit 3 of Reg. 3B	rystal oscillator fre 0 D and Reg. 0 C r This value is a 2's The value multiplic will give the value the XO frequency, on that has been p <i>frequency</i> , Reg. 3 C the DPLL integral as an average freq s related to the DI	complement ed by e in ppm offset allowing for any performed, via C and 3D. The I path value so it uency, where the PLL bandwidth. If value will freeze if			

### ADVANCED COMMUNICATIONS

### Address (hex): 0E

Register Name	sts_sources_valid D		Description	(RO) 8 least significant bits of the sts_sources_valid register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18	17	16	15	14	13	12	11
Bit No.	Description			Bit Value	Value Descriptio	n	
7	<i>I8</i> Bit indicating if Ia it has no outstar frequency alarm	nding alarms, or i	out is valid if either t only has a soft	0 1	Input I8 is invalic Input I8 is valid.	I.	
6	<i>I7</i> Bit indicating if I it has no outstar frequency alarm	nding alarms, or i	out is valid if either t only has a soft	0 1	Input 17 is invalic Input 17 is valid.	I.	
5	<i>l6</i> Bit indicating if <i>l</i> i it has no outstar frequency alarm	nding alarms, or i	out is valid if either t only has a soft	0 1	Input I6 is invalic Input I6 is valid.	I.	
4	<i>I5</i> Bit indicating if I5 is valid. The input is valid if either it has no outstanding alarms, or it only has a soft frequency alarm.			0 1	Input 15 is invalic Input 15 is valid.	I.	
3	<i>I4</i> Bit indicating if <i>I</i> it has no outstar frequency alarm	nding alarms, or i	out is valid if either t only has a soft	0 1	Input I4 is invalic Input I4 is valid.	I.	
2	<i>I3</i> Bit indicating if I: it has no outstar frequency alarm	nding alarms, or i	out is valid if either t only has a soft	0 1	Input I3 is invalic Input I3 is valid.	I.	
1	<i>I2</i> Bit indicating if I: it has no outstar frequency alarm	nding alarms, or i	out is valid if either t only has a soft	0 1	Input I2 is invalic Input I2 is valid.	I.	
0	<i>I1</i> Bit indicating if I it has no outstar frequency alarm	nding alarms, or i	out is valid if either it only has a soft	0 1	Input I1 is invalic Input I1 is valid.	I.	

**FINAL** 

## ACS8530 SETS

### ADVANCED COMMUNICATIONS

### Address (hex): 0F

Register Name	gister Name sts_sources_valid		Description	(RO) 8 most sig sts_sources_va	nificant bits of the alid register.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		114	113	112	111	110	19	
Bit No.	Description			Bit Value	Value Descriptio	n		
[7:6]	Not used.			-	-			
5	114			0	Input I14 is inval			
	Bit indicating if I either it has no o soft frequency al	utstanding aları	nput is valid if ns, or it only has a	1	Input I14 is valid			
4	113			0	Input I13 is inval	id.		
	Bit indicating if I13 is valid. The input is valid if either it has no outstanding alarms, or it only has a soft frequency alarm.			1	Input I13 is valid			
3	112			0	Input I12 is inval	id.		
	Bit indicating if I either it has no o soft frequency al	utstanding aları	nput is valid if ns, or it only has a	1	Input I12 is valid			
2	11 1			0	Input I11 is inval	id.		
	Bit indicating if I <sup>-</sup> either it has no o soft frequency al	utstanding aları	nput is valid if ns, or it only has a	1	Input I11 is valid			
1	110			0	Input I10 is inval			
	Bit indicating if I either it has no o soft frequency al	utstanding aları	nput is valid if ns, or it only has a	1	Input I10 is valid			
0	19			0	Input 19 is invalid	1.		
	Bit indicating if IS it has no outstan frequency alarm.	ding alarms, or	put is valid if either it only has a soft	1	Input 19 is valid.			

FINAL

## ACS8530 SETS



### Address (hex): 10

Register Name	ster Name sts_reference_sources Des Input pairs (1 & 2)		Description	(RO except for Reports any ala inputs.	test when R/ W) arms active on	Default Value	0110 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Address 10: Sta	atus of I2 Input		Address 10: Status of 11 Input					
	Address 11: Sta	atus of I4 Input			Address 11:	Status of I3 Input			
	Address 12: Sta	atus of 16 Input			Address 12:	Status of 15 Input			
	Address 13: Sta	atus of 18 Input			Address 13:	Status of 17 Input			
	Address 14: Sta	tus of I10 Input			Address 14:	Status of 19 Input			
	Address 15: Sta					Status of I11 Input			
	Address 16: Status of I14 Input				Address 16: S	Status of 113 Input			
Bit No.	Description			Bit Value	Value Descript	ion			
7&3	Out of Band Alarn	n (soft)		0	No alarm.				
	Soft out of band a		. A "soft" alarm	1	Alarm armed. A	Narm thresholds (r	ange) set by		
	will not invalidate	an input.			Reg. 49, or by Reg. 4A, Bits [7:4] if the input is currently selected.				
6 & 2	Out of Band Alarn	n (hard)		0	No alarm.				
	Hard out of band will invalidate an i		t. A "hard" alarm	1	Alarm armed. Alarm thresholds set by Reg. 49 [3:0], or by Reg. 4A Bits [3:0] if the input is curr selected.				
5 & 1	Input Activity Alar	m		0	No alarm.				
	Aarm indication f	rom the activity n	nonitors.	1	Input has an ac	ctive no activity ala	rm.		
4 & 0	Phase Lock Alarm	1		0	No alarm.				
	If the DPLL can no onto the current s alarm will be raise	source within 100	•	1	Phase lock ala	rm.			

Address (hex): 11	As Reg. 10, but for sts_reference_sources, Input pairs	(3 & 4)
Address (hex): 12	As Reg. 10, but for <i>sts_reference_sources,</i> Input pairs	(5 & 6)
Address (hex): 13	As Reg. 10, but for <i>sts_reference_sources,</i> Input pairs	(7 & 8)
Address (hex): 14	As Reg. 10, but for <i>sts_reference_sources,</i> Input pairs	(9 & 10)
Address (hex): 15	As Reg. 10, but for <i>sts_reference_sources,</i> Input pairs	(11 & 12)
Address (hex): 16	As Reg. 10, but for <i>sts_reference_sources,</i> Input pairs	(13 & 14)



DATASHEET

ACS8530 SETS



DATASHEET

ADVANCED COMMUNICATIONS

### Address (hex): 18

Register Name	cnfg_ref_selectio (1 & 2)	n_priority	Description	(R/W) Configure priority of input	es the relative sources I1 and I2.	Default Value           (T0)*         0011 0010           (T4)*         0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	cnfg_ref_selec	tion_priority_2		cnfg_ref_selection_priority_1				
Bit No.	Description			Bit Value	Value Description	1		
[7:4]	<pre>cnfg_ref_selection_priority_2 This 4-bit value represents the relative priority of input l2. The smaller the number, the higher the priority; zero disables the input. * When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.</pre>			0000 0001-1111	Input I2 unavailable for automatic selection. Input I2 priority value.			
[3:0]	<ul> <li>cnfg_ref_selection_priority_1</li> <li>This 4-bit value represents the relative priority of input 11. The smaller the number, the higher the priority; zero disables the input.</li> <li>* When Bit 4 (<i>T4_T0_select</i>) of Reg. 4B (<i>cnfg_registers_source_select</i>) = 0 the priority for the T0 path is configured.</li> <li>When this Bit 4 = 1 the priority for the T4 path is configured.</li> </ul>			0000 0001-1111	Input I1 unavailable for automatic selection. Input I1 priority value.			

FINAL

### Address (hex): 19

Register Name	cnfg_ref_selection_priority (3 & 4)		Description	(R/W) Configures the relative priority of input sources I3 and I4.		Default Value           (T0)*         0101 0100           (T4)*         0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	cnfg_ref_seled	ction_priority_4		cnfg_ref_selection_priority_3				
Bit No.	Description			Bit Value	Value Description			
[7:4]	<ul> <li>cnfg_ref_selection_priority_4</li> <li>This 4-bit value represents the relative priority of input I4. The smaller the number, the higher the priority; zero disables the input.</li> <li>* When Bit 4 (<i>T4_T0_select</i>) of Reg. 4B (<i>cnfg_registers_source_select</i>) = 0 the priority for the T0 path is configured.</li> <li>When this Bit 4 = 1 the priority for the T4 path is configured.</li> </ul>			0000 0001-1111	Input I4 unavailab Input I4 priority va		selection.	



DATASHEET

### ADVANCED COMMUNICATIONS

### Address (hex): 19 (cont...)

Register Name	cnfg_ref_selection_priority (3 & 4)		Description	(R/W) Configures the relative priority of input sources I3 and I4.		Default Value           (T0)*         0101 0100           (T4)*         0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
cnfg_ref_selection_priority_4				cnfg_ref_selection_priority_3				
Bit No.	Description			Bit Value	Value Descriptio	n		
[3:0]	<i>cnfg_ref_selection_priority_3</i> This 4-bit value represents the relative priority of input I3. The smaller the number, the higher the priority; zero disables the input. * When Bit 4 ( <i>T4_T0_select</i> ) of Reg. 4B ( <i>cnfg_registers_source_select</i> ) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input I3 unavaila Input I3 priority v	ble for automatic alue.	selection.	

FINAL

### Address (hex): 1A

Register Name	cnfg_ref_selection_priorityDescription(5 & 6)			(R/ W) Configure priority of input	es the relative sources I5 and I6.	Default Value           (T0)*         0111 0110           (T4)*         0111 0110			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	cnfg_ref_select	tion_priority_6		cnfg_ref_selection_priority_5					
Bit No.	Description			Bit Value	Value Description				
[7:4]	<pre>cnfg_ref_selection_priority_6 This 4-bit value represents the relative priority of input l6. The smaller the number, the higher the priority; zero disables the input. * When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.</pre>			0000 0001-1111	Input I6 unavailable for automatic selection. Input I6 priority value.				
[3:0]	<ul> <li>cnfg_ref_selection_priority_5</li> <li>This 4-bit value represents the relative priority of input I5. The smaller the number, the higher the priority; zero disables the input.</li> <li>* When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured.</li> <li>When this Bit 4 = 1 the priority for the T4 path is configured.</li> </ul>			0000 0001-1111	Input I5 unavailable for automatic selection. Input I5 priority value.				



DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 1B

Register Name	cnfg_ref_selectio (7 & 8)	n_priority	Description	(R/ W) Configure priority of input	es the relative sources I7 and I8.	Default Value           (T0)*         1001         1000           (T4)*         1001         1000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	cnfg_ref_selection_priority_8				cnfg_ref_select	tion_priority_7		
Bit No.	Description			Bit Value	Value Description	1		
[7:4]	<ul> <li>cnfg_ref_selection_priority_8</li> <li>This 4-bit value represents the relative priority of input 18. The smaller the number, the higher the priority; zero disables the input.</li> <li>* When Bit 4 (<i>T4_T0_select</i>) of Reg. 4B (<i>cnfg_registers_source_select</i>) = 0 the priority for the T0 path is configured.</li> <li>When this Bit 4 = 1 the priority for the T4 path is configured.</li> </ul>			0000 0001-1111	Input I8 unavailable for automatic selection. 1 Input I8 priority value.			
[3:0]	cnfg_ref_selectio This 4-bit value re input I7. The sma priority; zero disa * When Bit 4 (74_ (cnfg_registers_s the T0 path is cor When this Bit 4 = configured.	presents the relation of the relation of the second	the higher the g. 4B ) the priority for	0000 0001-1111	Input I7 unavailab Input I7 priority va		selection.	

FINAL

Register Name	cnfg_ref_selection (9 & 10)	on_priority	Description	(R/W) Configure priority of input I10.		Default Value (T0)* (T4)*	1011 1010 1011 1010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
cnfg_ref_selection_priority_10					cnfg_ref_sel	ection_priority_9	
Bit No.	Description			Bit Value	Value Descripti	on	
[7:4]	input I10. The sr priority; zero disa * When Bit 4 ( <i>T4</i>	epresents the r naller the numb ables the input. _T0_select) of F source_select) = nfigured.	= 0 the priority for	0000 0001-1111	Input I10 unava Input I10 priori	ailable for automatic ty value.	selection.



DATASHEET

## ADVANCED COMMUNICATIONS

### Address (hex): 1C (cont...)

Register Name	cnfg_ref_selection (9 & 10)	on_priority	Description	(R/W) Configure priority of input I10.		<b>Default Value</b> (T0)* (T4)*	(T0)* 1011 1010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	cnfg_ref_selection_priority_10			cnfg_ref_selection_priority_9				
Bit No.	Description			Bit Value	Value Descripti	ion		
[3:0]	<i>cnfg_ref_selection_priority_9</i> This 4-bit value represents the relative priority of input I9. The smaller the number, the higher the priority; zero disables the input. * When Bit 4 ( <i>T4_T0_select</i> ) of Reg. 4B ( <i>cnfg_registers_source_select</i> ) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input 19 unavai Input 19 priority	lable for automatic : value.	selection.	

FINAL

Register Name	cnfg_ref_selecti (11 & 12)	on_priority	Description	(R/W) Configure priority of input I12.	es the relative sources I11 and	Default Value (T0)* (T4)*	1101 1100 0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
cnfg_ref_selection_priority_12				cnfg_ref_selection_priority_11				
Bit No.	Description			Bit Value	Value Descripti	on		
[7:4]	input 112. The sr priority; zero disa * When Bit 4 ( <i>T4</i> ( <i>cnfg_registers_</i> the T0 path is co	represents the r maller the numb ables the input. <u>70_select</u> ) of F <u>source_select</u> ) = onfigured.	elative priority of er, the higher the Reg. 4B = 0 the priority for or the T4 path is	0000 0001-1111	Input I12 unava Input I12 priorit	ailable for automati y value.	c selection.	



DATASHEET

### ADVANCED COMMUNICATIONS

#### Address (hex): 1D (cont...)

Register Name	cnfg_ref_selectic (11 & 12)	on_priority	Description	(R/W) Configure priority of input I12.	es the relative sources I11 and	Default Value (T0)* 1101 1100 (T4)* 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	cnfg_ref_selection_priority_12				cnfg_ref_seled	ction_priority_11		
Bit No.	Description			Bit Value	Value Description	on		
[3:0]	priority; zero disa * The priority of ir the MASTSLVB pi (master) at powe 12. If MASTSLVB the priority will de * When Bit 4 (74_	epresents the r naller the numb ables the input. nput 111 depen n at power-up. r-up, then the p is <i>Low</i> (slave) efault to 1. _ <i>TO_select</i> ) of F <i>source_select</i> ) = nfigured.	er, the higher the ds on the value of f MASTSLVB is <i>High</i> riority will default to at power-up, then Reg. 4B = 0 the priority for	0000 0001-1111	Input I11 unava Input I11 priorit	ilable for automati y value.	c selection.	

FINAL

Register Name	cnfg_ref_selecti (13 & 14)	on_priority	Description	(R/W) Configure priority of input I14.	es the relative sources I13 and	Default Value (T0)* (T4)*	1111 1110 0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
cnfg_ref_selection_priority_14					cnfg_ref_sele	ction_priority_13	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	input I14. The sr priority; zero disa * When Bit 4 ( <i>T4</i> ( <i>cnfg_registers_</i> the T0 path is co	represents the r maller the numb ables the input. <u>70_select</u> ) of F <u>source_select</u> ) = onfigured.	elative priority of er, the higher the Reg. 4B = 0 the priority for or the T4 path is	0000 0001-1111	Input I14 unava Input I14 priorit	ilable for automati y value.	c selection.



DATASHEET

### ADVANCED COMMUNICATIONS

### Address (hex): 1 E (cont...)

Register Name	cnfg_ref_selection_priority Description (13 & 14)			(R/W) Configure priority of input I14.	es the relative sources I13 and	Default Value (T0)* 1111 1110 (T4)* 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
cnfg_ref_selection_priority_14				cnfg_ref_selection_priority_13				
Bit No.	Description			Bit Value	Value Description	on		
[3:0]	<i>cnfg_ref_selection_priority_13</i> This 4-bit value represents the relative priority of input I13. The smaller the number, the higher the priority; zero disables the input. * When Bit 4 ( <i>T4_T0_select</i> ) of Reg. 4B ( <i>cnfg_registers_source_select</i> ) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.		0000 0001-1111	Input I13 unava Input I13 priorit	ilable for automati y value.	c selection.		

FINAL

Register Name	cnfg_ref_source_ _1	_frequency	Description	(R/W) Configuration of the frequency and input monitoring for input I1.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Set t	o zero	bucl	ket_id_1		Set	to zero	
Bit No.	Description			Bit Value	Value Description	วท	
[7:6]	Set to zero			00	Set to zero		
[5:4]	<i>bucket_id_1</i> Every input has it	ts own Leaky Bu	cket used for	00	Input I1 activity Configuration 0	monitor uses Lea	ky Bucket
	activity monitorin	ng. There are fou		01	Input 11 activity Configuration 1.	monitor uses Lea	ky Bucket
		2-bit field selects	the configuration	10	Input I1 activity Configuration 2.	monitor uses Lea	ky Bucket
	·			11	•	monitor uses Lea	ky Bucket
[3:0]	Set to zero			0000	8 kHz only		

## ADVANCED COMMUNICATIONS

### Address (hex): 21

Register Name	cnfg_ref_source_ _2	e_frequency Description		(R/W) Configuration of the frequency and input monitoring for input I2.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Set t	Set to zero bucket_id_2				Set	to zero	
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Set to zero			00	Set to zero		
[5:4]	<i>bucket_id_2</i> Every input has it	ts own Leaky Bu	cket used for	00	Input I2 activity Configuration 0.	monitor uses Lea	ky Bucket
	activity monitorin configurations fo	•	r possible cket - see Reg. 50	01	Input I2 activity Configuration 1.	monitor uses Lea	ky Bucket
	•	2-bit field selects	the configuration	10	Input I2 activity Configuration 2.	monitor uses Lea	ky Bucket
	·			11	•	monitor uses Lea	ky Bucket
[3:0]	Set to zero			0000	8 kHz only		

FINAL

#### Address (hex): 22

#### Use $\langle n \rangle = 3$

Register Name	_ <n>, where for Reg 22, <n>=</n></n>			(R/ W) Configuration of the frequency and input monitoring for input I <n>.</n>		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
divn_ <n></n>	lock8k_ <n></n>	buck	et_id_ <n></n>		reference_sour	ce_frequency_ <n;< td=""><td>&gt;</td></n;<>	>
Bit No.	Description			Bit Value	Value Description	on	
7		able pre-divider requency monit	put I <n> is divided prior to being input cor- see Reg. 46</n>	0 1		lirectly to DPLL an o DPLL and monit	d monitor. or via pre-divider.
6	in the preset pre-	divider prior to l s in the DPLL loo has been divide	cking to the ed to 8 kHz. This bit	0 1	Input I <n> fed c Input I<n> fed t</n></n>	lirectly to DPLL. o DPLL via preset	pre-divider.





### ADVANCED COMMUNICATIONS Address (hex): 22 (cont...)

FINAL

Use <n> = 3

Register Name	cnfg_ref_source_ _ <n>, where for F 3</n>		Description	(R/ W) Configuration of the <b>Default Value</b> 0000 0000 frequency and input monitoring for input I <n>.</n>					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
divn_ <n></n>	lock8k_ <n></n>	bucket	_id_ <n></n>		reference_sour	ce_frequency_ <n.< td=""><td>&gt;</td></n.<>	>		
Bit No.	Description			Bit Value	Value Description	on			
[5:4]	<i>bucket_id_<n></n></i> Every input has its	s own Leaky Buc	ket used for	00	Input I <n> activity monitor uses Leaky Bucke Configuration 0.</n>				
	activity monitoring. There are four possible configurations for each Leaky Bucket- see Reg. 50				Input I <n> activ Configuration 1</n>	ity monitor uses L	_eaky Bucket		
	to Reg. 5F. This 2-bit field selects the configuration used for input I <n>.</n>			10	-	ity monitor uses L	_eaky Bucket		
	·			11	Input I <n> activity monitor uses Leaky Bucket Configuration 3.</n>				
[3:0]	reference_source	_frequency_ <n></n>		0000	8 kHz.				
	Programs the freq connected to input			0001	1544/2048 kHz (dependent on Bit 2 ( <i>ip_sonsdh</i> in Reg. 34).				
	this value should			0010	6.48 MHz.				
				0011	19.44 MHz.				
				0100	25.92 MHz.				
				0101	38.88 MHz.				
				0110 0111	51.84 MHz. 77.76 MHz.				
				1000	155.52 MHz.				
				1000	2 kHz.				
				1010	4 kHz.				
				1011-1111	Not used.				

Address (hex): 23	cnfg_ref_source_frequency_4	Use description for Reg. 22, but use <n> =</n>	4	Default = 0000 0000
Address (hex): 24	cnfg_ref_source_frequency_5	Use description for Reg. 22, but use $\langle n \rangle =$	5	Default = 0000 0011
Address (hex): 25	cnfg_ref_source_frequency_6	Use description for Reg. 22, but use $\langle n \rangle =$	6	Default = 0000 0011
Address (hex): 26	cnfg_ref_source_frequency_7	Use description for Reg. 22, but use $\langle n \rangle =$	7	Default = 0000 0011
Address (hex): 27	cnfg_ref_source_frequency_8	Use description for Reg. 22, but use $\langle n \rangle =$	8	Default = 0000 0011
Address (hex): 28	cnfg_ref_source_frequency_9	Use description for Reg. 22, but use $\langle n \rangle =$	9	Default = 0000 0011
Address (hex): 29	cnfg_ref_source_frequency_10	Use description for Reg. 22, but use $\langle n \rangle =$	10	Default = 0000 0011
Address (hex): 2A	cnfg_ref_source_frequency_11	Use description for Reg. 22, but use $\langle n \rangle =$	11	Default = 0000 0011
Address (hex): 2B	cnfg_ref_source_frequency_12	Use description for Reg. 22, but use $\langle n \rangle =$	12	Default = 0000 0001
Address (hex): 2C	cnfg_ref_source_frequency_13	Use description for Reg. 22, but use $\langle n \rangle =$	13	Default = 0000 0001
Address (hex): 2D	cnfg_ref_source_frequency_14	Use description for Reg. 22, but use $\langle n \rangle =$	14	Default = 0000 0001



### ADVANCED COMMUNI

#### Address (hex): 30

ADVANCEI Address (hex):	D COMMUN : 30	ICATIONS	FIN	JAL			DATASHE		
Register Name	cnfg_sts_remot	'e_sources_valid	Description	escription (R/W) Bits [7:0] of the remote sources valid register. A register used to disable sources that are invalid in another device in a redundancy pair.			Default Value 1111 1111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
18	17	16	15	14	13	12	11		
Bit No.	Description			Bit Value	Value Descripti	on			
7	18			0	Locking to input I8 disallowed.				
	If this bit is not s	ut I8 to be conside set, then even if thi opear in Reg. 0A ar	is input 18 is valid,		Locking to inpu	t I8 allowed.			

(sts priority table).

	(sis_phoniy_table).		
6	<i>I7</i> Bit enabling input I7 to be considered for locking to. If this bit is not set, then even if this input I7 is valid, it will still not appear in Reg. 0A and 0B ( <i>sts_priority_table</i> ).	0 1	Locking to input I7 disallowed. Locking to input I7 allowed.
5	<i>I6</i> Bit enabling input I6 to be considered for locking to. If this bit is not set, then even if this input I6 is valid, it will still not appear in Reg. 0A and 0B ( <i>sts_priority_table</i> ).	0 1	Locking to input I6 disallowed. Locking to input I6 allowed.
4	I5 Bit enabling input I5 to be considered for locking to. If this bit is not set, then even if this input I5 is valid, it will still not appear in Reg. 0A and 0B (sts_priority_table).	0 1	Locking to input I5 disallowed. Locking to input I5 allowed.
3	I4 Bit enabling input I4 to be considered for locking to. If this bit is not set, then even if this input I4 is valid, it will still not appear in Reg. 0A and 0B (sts_priority_table).	0 1	Locking to input I4 disallowed. Locking to input I4 allowed.
2	<i>I3</i> Bit enabling input I3 to be considered for locking to. If this bit is not set, then even if this input I3 is valid, it will still not appear in Reg. 0A and 0B ( <i>sts_priority_table</i> ).	0 1	Locking to input I3 disallowed. Locking to input I3 allowed.

1 12 Bit enabling input I2 to be considered for locking to. If this bit is not set, then even if this input I2 is valid, it will still not appear in Reg. 0A and 0B (sts\_priority\_table).

0

1

Locking to input I2 disallowed.

Locking to input I2 allowed.



DATASHEET

### ADVANCED COMMUNICATIONS

Address (hex): 30 (cont...)

Register Name	cnfg_sts_remote_sources_valid <b>Descriptior</b>		Description		gister. A register sources that are er device in a	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18	17	16	15	14	13	12	11
Bit No.	Description			Bit Value	Value Descriptio	n	
0	If this bit is not s	ut I1 to be conside set, then even if thi opear in Reg. 0A ar o <i>le</i> ).	s input I1 is valid,	0 1	Locking to input Locking to input		

FINAL

Register Name	cnfg_sts_remote_sources_valid <b>Description</b>			sources valid re		Default Value	0011 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		114	113	112	11 1	110	19	
Bit No.	Description			Bit Value	e Value Description			
[7:6]	Not used.			-	-			
5	<i>I14</i> Bit enabling input I14 to be considered for locking to. If this bit is not set, then even if this input I14 is valid, it will still not appear in Reg. 0A and 0B ( <i>sts_priority_table</i> ).			0 1	Locking to input I14 disallowed. Locking to input I14 allowed.			
4	<i>I13</i> Bit enabling input I13 to be considered for locking to. If this bit is not set, then even if this input I13 is valid, it will still not appear in Reg. 0A and 0B ( <i>sts priority table</i> ).			0 1				
3	to. If this bit is i	but I12 to be consi- not set, then even not appear in Reg <i>ble</i> ).	if this input I12 is	0 1	Locking to input Locking to input			



DATASHEET

ADVANCED COMMUNICATIONS  $\sim 21$  (cont.)

/⊾

Register Name	cnfg_sts_remote_sources_valid <b>Description</b>			(R/ W) Bits [13:8] of the remote sources valid register. A register used to disable source that are invalid in another device in a redundancy pair.			ue 00111111
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		114	113	112	11 1	110	19
Bit No.	Description			Bit Value	Value Descriptio	n	
2	<i>I11</i> Bit enabling input I11 to be considered for locking to. If this bit is not set, then even if this input I11 is valid, it will still not appear in Reg. 0A and 0B (sts priority table).			0 1	Locking to input I11 disallowed. Locking to input I11 allowed.		
1	<i>I10</i> Bit enabling input I10 to be considered for locking to. If this bit is not set, then even if this input I10 is valid, it will still not appear in Reg. 0A and 0B ( <i>sts_priority_table</i> ).			0 1	Locking to input Locking to input		
0	If this bit is not	out I9 to be conside set, then even if thi ppear in Reg. 0A ar ble).	s input 19 is valid,	0 1	Locking to input Locking to input		

FINAL

Register Name	cnfg_operating_mode Description			on (R/W) Register to force the state <b>Default Value</b> ( of the TO DPLL controlling state machine.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					Т0_	DPLL_operating_	mode		
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:3]	Not used.			-	-				



DATASHEET

### ADVANCED COMMUNICATIONS

#### Address (hex): 32 (cont...)

Register Name	cnfg_operating_mod	de	Description	(R/W) Register to force the state <b>Default Value</b> 0000 0000 of the TO DPLL controlling state machine.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					T0_DPLL_operating_mode				
Bit No.	Description			Bit Value	Value Description				
[2:0]	T0_DPLL_operating_	_mode		000	Automatic (interna	al state machine	e controlled).		
	This field is used to o	control the s	tate of the internal	001	Free-run.				
	finite state machine	0		010	Holdover.				
	of zero is used to all	ow the finite	state machine to	011	Not used.				
	control itself. Any oth			100	Locked.				
	machine to jump into	o that state.	Care should be	101	Pre-locked2.				
	taken when forcing t			110	Pre-locked.				
	forced, the internal r affect the internal st user is responsible f functions required to functionality.	ate machine or all monite	e, therefore, the pring and control	111	Phase Lost.				

FINAL

Register Name	force_select_ref	erence_source	Description	(R/W) Register used to force the <b>Default Value</b> 0000 1111 selection of a particular reference source for the T0 DPLL.						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
				forced_reference_source						
Bit No.	Description			Bit Value	Value Description					
[7:4]	Not used.			-	-					
[3:0]	forced_reference			0000	Automatic state m	achine source s	selection			
		ng the source to be		0001	T0 DPLL forced to	select input I1.				
		of Ohex will leave th		0010	T0 DPLL forced to					
		ntrol mechanism w		0011	T0 DPLL forced to					
	•	anism will bypass a	•	0100	T0 DPLL forced to	•				
		ing the selected in		0101	T0 DPLL forced to					
		in state "Locked" 1		0110	T0 DPLL forced to					
	1 0	locked in the usua		0111	T0 DPLL forced to					
		evice will not chang		1000 1001	TO DPLL forced to					
		not allowed to disc		1010	TO DPLL forced to					
		ct of this register is e selected input to		1010	T0 DPLL forced to T0 DPLL forced to					
		of the programme		1100	TO DPLL forced to					
		all circumstances,		1101	TO DPLL forced to					
		ed (Reg. 34 bit 0 se		1110	TO DPLL forced to					
				1111	Not used.	co.soc input in				

ADVANCED COMMUNICATIONS

#### Address (hex): 34

Register Name	cnfg_input_mode	e	Description	(Bit 1 RO, other Register contro modes of the d	olling various input	Default Value	1100 0010*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
auto_extsync_ en	phalarm_time- out	XO_edge	man_holdover	extsync_en	ip_sonsdhb	master_slaveb	reversion_mode
Bit No.	Description			Bit Value	Value Descriptio	n	
7	auto_extsync_en			0		Sync enabled/ disa	abled according to
	Bit to enable aut Frame Sync inpu Reg. 7C[3:0] ( <i>Syn</i>	t when locked to	o source defined in	1		to source assigne	<i>tsync_en</i> = 1 AND d to
6	<i>phalarm_timeou</i> Bit to enable the		-out facility on	0	Phase alarms or software.	sources only can	celled by
	phase alarms. W	hen enabled, ar will have its pha		1		sources automat	tically time out.
5	<i>XO_edge</i> If the 12 800 MF	Hz oscillator mor	dule connected to	0	Device uses the oscillator.	rising edge of the	external
	REFCLK has one jitter performanc	edge faster than e reasons, the f bit allows eithe	a the other, then for aster edge should r the rising edge or	1		falling edge of the	e external
4	is taken directly f	from Reg. 3E/ Re f <i>requency</i> ). If thi	s bit is set then it	0 1	Holdover freque	ncy is determined ncy is taken from <i>requency</i> register.	
3	a reference Sync	pulse on the S` bit may enable be disabled ac	the external Sync	0 1		signal-SYNC2K p rived from SYNC2 _ <i>en</i> .	
2	<i>ip_sonsdhb</i> Bit to configure in SONET or SDH de selections of 000 <i>cnfg_ref_source_</i> input frequency i of the SONSDHB <i>Notethis bit aff</i> <i>TO9-refer to Reg</i> * The default valu of the SONSDHB	erived. This appl 01 (bin) in the _frequency regis s either 1544 k pin at power-up fects the SONET, 64 Bit 4 and R ue of this bit is ta	lies only to sters when the Hz or 2048 kHz. 5. 7 SDH output on leg. 35 Bit 4. sken from the value	0 1		to 0001 expected et to 0001 expect	

FINAL

# ACS8530 SETS



DATASHEET

## ADVANCED COMMUNICATIONS

### Address (hex): 34 (cont...)

Register Name	cnfg_input_mod	e	Description	(Bit 1 RO, otherwise R/ W) Register controlling various input modes of the device.		Default Value	1100 0010*		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
auto_extsync_ en	phalarm_time- out	XO_edge	man_holdover	extsync_en	ip_sonsdhb	master_slaveb	reversion_mode		
Bit No.	Description			Bit Value	Value Description				
1		value of the MA eflects the value this bit will be ac at power-up. Fo in to Master mo vidual registers	e on the pin, the ccording to the r software control, de at all times and (as per Value	0	Slave mode. I11 set to highest priority. T0 DPLL set to acquisition bandwidth. Revertive mode enabled. Phase Build-out disabled. Master mode. I11 priority, T0 DPLL bandwidth, Revertive mode Phase Build-out, all as programmed in the regist				
0	Non-revertive mo automatically sw	ode, the device witch to a higher not source fails.	priority source, When in Revertive	0 1	Non-revertive mode. Revertive mode.				

FINAL

Register Name	cnfg_T4_path		Description	Register to configure the inputs <b>Default Value</b> 010 and other features in the T4 path.					
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2						Bit 0		
lock_T4_to_T0	T4_dig_feed- back		T4_op_from_T0	T0 T4_forced_reference_source					
Bit No.	Description		Bit Value Value Description						
7	the input of the T	4 path. This allow ce different sets	uts, or T0 DPLL as vs the T4 DPLL to of frequencies to c.	0 1	T4 path locks independently from the T0 path T4 DPLL locks to the output of the T0 DPLL.				
6	<i>T4_dig_feedback</i> Bit to select digit		e for the T4 DPLL.	0 1	T4 DPLL in analog feedback mode. T4 DPLL in digital feedback mode.				
5	Not used.			-	-				
4	T4_op_from_T0			0 1		II be generated fro II be generated fro			



DATASHEET

### ADVANCED COMMUNICATIONS

### Address (hex): 35 (cont...)

Register Name	cnfg_T4_path		Description	-	figure the inputs ures in the T4 path.	Default Value	0100 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
lock_T4_to_T0	T4_dig_feed- back		T4_op_from_T0		T4_forced_ref	erence_source			
Bit No.	Description			Bit Value	Value Description	1			
[3:0]	T4_forced_refere	ence_source		0000	T4 DPLL automat	ic source selecti	on.		
	This field can be	used to force the	T4 DPLL to select	0001	T4 DPLL forced to	select input I1.			
	a particular input	. A value of zero i	n this field allows	0010	T4 DPLL forced to				
	the T4 input to be	e selected automa	atically via the	0011	T4 DPLL forced to select input I3.				
	priority and input	monitoring funct	ions.	0100	T4 DPLL forced to select input I4.				
				0101	T4 DPLL forced to select input I5.				
				0110	T4 DPLL forced to select input I6.				
				0111	T4 DPLL forced to select input I7.				
				1000	T4 DPLL forced to				
				1001	T4 DPLL forced to				
				1010	T4 DPLL forced to	•			
				1011	T4 DPLL forced to				
				1100	T4 DPLL forced to				
				1101	T4 DPLL forced to	•			
				1110	T4 DPLL forced to	o select input I14	4.		
				1111	Not used.				

FINAL

Register Name	cnfg_differential	_inputs	Description	( ) <b>U</b>	es the differential CL or LVDS type	Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						I6_PECL	I5_LVDS
Bit No.	Description			Bit Value	Value Descriptio	'n	
[7:2]	Not used.			-	-		
1	16 PECL			0	16 input LVDS co	mpatible.	
			npatible with either evels.	1		mpatible (Default	).
0	15 LVDS			0	15 input LVDS cc	mpatible (Default	t).
	Configures the IS 3 V LVDS or 3 V	-	npatible with either evels.	1	15 input PECL co	mpatible.	

## ADVANCED COMMUNICATIONS

SEMTECH

# Address (hex): 37

Register Name	cnfg_uPsel_pins		Description	(RO) Register reflecting the value on the UPSEL device pins.		Default Value	0000 0010*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			upsel_pins_val				e
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:3]	Not used.			-	-		
[2:0]	upsel_pins_value This register always the UPSEL pins of the set the mode of the Following power-up, effect on the microp possible to use the p a general purpose in * The default of this on the value of the p	e device. At re microprocesso these pins ha processor inter pins and registe put for softwa register is enti	eset this is used to or interface. ve no further face, hence it is er combination as are.	000 001 010 011 100 101 110 111 (value at reset)	Not used. Interface in EPR Interface in Mult Interface in Intel Interface in Moto Interface in Seria Not used. Not used.	iplexed mode. mode. prola mode.	

**FINAL** 

#### Address (hex): 38

Register Name	cnfg_dig_outpu	ts_sonsdh	Description	Configures <i>Digital1</i> and <i>Digital2</i> <b>Default Value</b> 0001 11 output frequencies to be SONET or SDH compatible frequencies.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	dig2_sonsdh	dig1_sonsdh						
Bit No.	Description			Bit Value	Value Descriptio	n		
7	Not used.			-	-			
6	<i>dig2_sonsdh</i> Selects whether	r the frequencies g	enerated by the	1	<i>Digital2</i> can be s 12352 kHz.	elected from 154	44/3088/6176/	
	SDH.	ncy generator are S of this bit is set by t		0	<i>Digital2</i> can be s 16384 kHz.	elected from 204	48/4096/8192/	
5	<i>dig1_sonsdh</i> Selects whethe	r the frequencies g	enerated by the	1	<i>Digital1</i> can be s 12352 kHz.	elected from 154	44/3088/6176/	
	<i>Digital1</i> frequer SDH.	ncy generator are S	ONET derived or	0	<i>Digital1</i> can be s 16384 kHz.	elected from 204	48/4096/8192/	
	at power-up.							
[4:0]	Not used.			-	-			

# ACS8530 SETS

## ADVANCED COMMUNICATIONS

#### Address (hex): 39

Register Name	cnfg_digtial_freq	uencies	es Description	(R/W) Configure frequencies of	es the actual <i>Digital1 &amp; Digital2.</i>	Default Value	0000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
digital2_	digital2_frequency digital1_frequency							
Bit No.	Description			Bit Value	Value Descriptio	n		
[7:6]	digital2_frequen	cy		00	Digital2 set to 1	544 kHz or 2048	kHz.	
	Configures the fre	equency of Digita	12. Whether this is	01	Digital2 set to 3088 kHz or 4096 kHz.			
	SONET or SDH ba	ased is configured	d by Bit 6	10	Digital2 set to 6	176 kHz or 8192	kHz.	
	( <i>dig2_sonsdh</i> ) of	Reg. 38.		11	Digital2 set to 12	2353 kHz or 163	84 kHz.	
[5:4]	digital1_frequen	cy		00	Digital1 set to 1	544 kHz or 2048	kHz.	
	Configures the fre	equency of <i>Digita</i>	11. Whether this is	01	Digital1 set to 30	)88 kHz or 4096	kHz.	
	SONET or SDH ba	ased is configured	d by Bit 5	10	Digital1 set to 6	176 kHz or 8192	kHz.	
	( <i>dig1_sonsdh</i> ) of	Reg. 38.		11	Digital1 set to 12	2353 kHz or 163	84 kHz.	
[3:0]	Not used.							

FINAL

#### Address (hex): 3A

Register Name	cnfg_differentia	l_outputs	Description	compatibility of	es the electrical f the differential to be 3 V PECL or	Default Value	1100 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				T07_F	PECL_LVDS	TO6_L	VDS_PECL
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		
[3:2]	<i>TO7_PECL_LVDS</i> Selection of the electrical compatibility of TO7 between 3 V PECL and 3 V LVDS.			00 01 10	Output TO7 3 V	ibled. PECL compatible. LVDS compatible.	
[1:0]	TO6_LVDS_PEC Selection of the between 3 V PEC	electrical comp		11 00 01 10 11		bled. PECL compatible. LVDS compatible.	

# ACS8530 SETS

### ADVANCED COMMUNICATIONS


#### Address (hex): 3B

Register Name	cnfg_auto_bw_sel		Description	(R/W) Register to select <b>Default Value</b> 1111 101 automatic BW selection for the TO DPLL path					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
auto_BW_sel	_BW_sel								
Bit No.	Description			Bit Value	Value Description	n			
7	auto_BW_sel			1	Automatically selects either locked or acquisition				
	Bit to select locked b	andwidth (Re	eg. 67) or		bandwidth as ap	oropriate			
	acquisition bandwidt	th (Reg. 69) fo	or the T0 DPLL	0	Always selects locked bandwidth				
[6:4]	Not used.			-	-				
3	T0_lim_int			1	DPLL value froze	n			
	When set to 1 the int limited or frozen whe or max frequency. The subsequent oversho Note that when this be frequency value via as (Reg. 0C, 0D and 07)	en the DPLL re his can be use ot when the D happens, the sts_current_D	eaches either min ed to minimize DPLL is pulling in. reported DPLL_frequency	0	DPLL not frozen				
[2:0]	Not used.			-	-				

FINAL

#### Address (hex): 3C

Register Name	cnfg_nominal_fro [7:0]	equency	Description	(R/W) Bits [7:0 used to calibra oscillator used device.	•	the crystal	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			cnfg_nominal_f	requency_value[7	:0]		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	cnfg_nominal_fre	equency_value[7	7:0]	-	0	scription of Reg. 3 _frequency_value[	






# ADVANCED COMMUNICATIONS

#### Address (hex): 3D

legister Name	cnfg_nominal_fre [15:8]	quency	Description	(R/W) Bits [15: used to calibra oscillator used device.	-	Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			cnfg_nominal_free	quency_value[15	5:8]		
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	cnfg_nominal_fre This register is usi (cnfg_nominal_fre offset the frequen +514 ppm and -7 represents 0ppm This value is an un The value in Reg. offset the frequen This means that the the value reported sts_current_DPLL will also affect the holdover_frequen cnfg_holdover_frea and the DPLL frequen into the cnfg_DPL be noted, howeve is NOT used in the Regs 49, 4A, 4C 8 (cnfg_freq_mon_t cnfg_current_freq sts_freq_measure which all use the to The frequency mo the output of the 1 freq_mon_clock in	ed in conjunction equency_value[7 icy of the crystal 771 ppm. The de offset from 12.8 nsigned integer. 3C/ 3D is used w icy value used in he value program d in the frequency (Reg e value program icy_value in the equency register quency offset lim .Lfreq_limit (Reg r, that this "calib e frequency moni & 4D. These regis threshold, gmon threshold ement, cnfg_DPL uncalibrated cryson itors can also u DPLL by program	n with Reg. 3C (20) to be able to oscillator by up to a fault value 00 MHz. within the DPLL to the DPLL only. nmed will affect 107/0D/0C). It ned into (Reg 3E/3F/40) it programmed g 41/42). It must orated" frequency itors affecting sters d, L_soft_limit) stal frequency. use the clock from ming bit	-	oscillator freque Reg. 3D need to unsigned intege 0.0196229 dec calculate the ab	ram the ppm offse ency, the value in l b be concatenated r. The value multi will give the value psolute value, the ds to be subtracted	Reg. 3C and I. This value is an plied by e in ppm. To default 39321

FINAL





### ADVANCED COMMUNICATIONS

#### Address (hex): 3E

Register Name	cnfg_holdover_fi [7:0]			Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			holdover_fre	quency_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	holdover_freque	ncy_value[7:0]		-	See Reg. 3F ( <i>cl</i>	nfg_holdover_freq	<i>uency</i> ) for details.

Register Name	cnfg_holdover_fr [15:8]	requency	Description	(R/W) Bits [15:8] of the manual <b>Default Value</b> 0000 0000 Holdover frequency register.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			holdover_frequ	ency_value[15:8	1			
Bit No.	Description			Bit Value	Value Description	on		
[7:0]	in Reg. 3E and Bi programmed Hole This register is de read the <i>sts_curr</i> (Reg. 0C, Reg. 0D The result will the write back to the * This register car	register is comb ts [2:0] of Reg. 4 dover frequency esigned such that rent_DPLL_frequ and Reg. 07) a en be in a suitab cnfg_holdover n be programme ed Holdover frect value, see Bit 5	ined with the value 40 to represent the of the T0 DPLL. at software can <i>uency</i> register and filter the value. le format to simply <i>frequency</i> register. and to read back the quency rather than	-	DPLL with respe the value in Rec to be concatena	ct to the crystal os g. 3E and Bits [2:0 ated. This value is The value multipli	ppm offset of the scillator frequency, ] of Reg. 40 need a 2's complement ed by 0.0003068	

## ADVANCED COMMUNICATIONS

### Address (hex): 40

Register Name	cnfg_holdover_n	cnfg_holdover_modes Description		(R/W) Register Holdover mode	to control the s of the TO DPLL.	Default Value	1000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
auto_averaging	fast_averaging	read_average	mini_hold	lover_mode	holdover_frequency_value [18:16			
Bit No.	Description			Bit Value	Value Description			
7	<i>auto_averaging</i> Bit to enable the	use of the average	ed frequency	0		ency not used, Ho or instantaneously		
	value during Hole	dover. This bit is ov r control (Bit 4, <i>ma</i>	erridden by the	1		ency used, providi		
6	frequency. Fast a point of approxim	e rate of averaging ( averaging gives a - nately 8 minutes. S onse point of appro	3db response Slow averaging	0 1		requency averagir requency averagin		
5	holdover_freque written to that re frequency. This a averager as part	ether the value rea <i>ncy_value</i> register gister, or the avera allows software to u of the Holdover alg r mode plus softwa a.	is the value aged Holdover use the internal gorithm, but use	0 1	value written to Value read from	n a <i>holdover_frequ</i> or slow averaged fr	ency_value is	
[4:3]	the DPLL when it temporarily lost is state, or last for checked for inac in Holdover, and	a term used to deso t is in locked mode its input. This may many seconds whil tivity. The DPLL be the frequency can ction of ways (insta	, but it has be a temporary lst an input is haves exactly as be determined	00 01 10 11	way as for full H Mini-holdover fr Mini-holdover fr	requency determin foldover mode. requency frozen in requency taken fro requency taken fro	stantaneously. m fast averager.	
[2:0]	holdover freque	ncy_value [18:16]		-	See Rea. 3F ( <i>cr</i>	nfg holdover frequ	<i>iency</i> ) for details	

FINAL

ACS8530 SETS



DATASHEET

### ADVANCED COMMUNICATIONS

#### Address (hex): 41

Register Name	cnfg_DPLL_freq_lim [7:0]	nit	Description	(R/W) Bits [7:0] of the DPLL frequency limit register.		Default Value	0111 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			DPLL_freq_li	imit_value[7:0]			
Bit No.	Description			Bit Value	Value Descrip	tion	
[7:0]	DPLL_freq_limit_val This register defines to which either the T source before limitin range of the DPLLs. determined by the fr when compared to t oscillator clocking th calibrated using <i>cnfg</i> and 3D, then this calibrate of the DPLL w oscillator frequency.	the extent of the offset of requency off he offset of <u>a device.</u> If <u>a nominal f</u> libration is a PLL frequency hen compar	DPLL will track a resents the pull-in f the device is set of the DPLL the external crystal the oscillator is <i>requency</i> Reg. 3C nutomatically taken cy limit limits the	-	Bits [1:0] of Re to be concater and represent	culate the frequenc eg. 42 and Bits [7:0 nated. This value is s limit <i>both</i> positive e multiplied by 0.07	] of Reg. 41 need a unsigned intege and negative in

FINAL

Register Name	ister Name cnfg_DPLL_freq_limit [9:8]		Description	Description (R/W) Bits [9:8] of the DPLL frequency limit register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						DPLL_freq_	limit_value[9:8]
Bit No.	Description			Bit Value	Value Description	n	
[7:2]	Not used.			-	-		
[1:0]	DPLL_freq_limit_val	ue[9:8]		-	See Reg. 41 (cn	fg_DPLL_freq_lin	<i>nit</i> ) for details.



## ADVANCED COMMUNICATIONS


### Address (hex): 43

Register Name	cnfg_interrupt_ [7:0]	mask	Description Bit 4	(R/W) Bits [7:0] mask register.	] of the interrupt	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0		
18	17	16	15	14	13	12	11		
Bit No.	Description			Bit Value	e Value Description				
7	<i>l8</i> Mask bit for inp	ut I8 interrupt.		0 1	Input I8 cannot generate interrupts. Input I8 can generate interrupts.				
6	<i>17</i> Mask bit for inp	ut I7 interrupt.		0 1	Input I7 cannot generate interrupts. Input I7 can generate interrupts.				
5	<i>l6</i> Mask bit for inp	ut l6 interrupt.		0 1	Input I6 cannot generate interrupts. Input I6 can generate interrupts.				
4	<i>15</i> Mask bit for inp	ut I5 interrupt.		0 1	Input I5 cannot generate interrupts. Input I5 can generate interrupts.				
3	<i>l4</i> Mask bit for inp	ut I4 interrupt.		0 1	Input I4 cannot generate interrupts. Input I4 can generate interrupts.				
2	<i>l3</i> Mask bit for inp	ut I3 interrupt.		0 1	Input I3 cannot generate interrupts. Input I3 can generate interrupts.				
1	<i>l2</i> Mask bit for inp	ut I2 interrupt.		0 1	Input I2 cannot generate interrupts. Input I2 can generate interrupts.				
0	<i>l1</i> Mask bit for inp	ut I1 interrupt.		0 1	Input I1 cannot generate interrupts. Input I1 can generate interrupts.				

**FINAL** 

#### Address (hex): 44

Register Name	cnfg_interrupt_m [15:8]	nask	Description	(R/ W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode	main_ref_failed	114	113	112	11 1	110	19
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode Mask bit for oper		errupt.	0 1		cannot generate can generate inte	
6	<i>main_ref_failed</i> Mask bit for <i>mai</i> i	n_ref_failed inte	errupt.	0 1		failure cannot ger failure can genera	
5	<i>I14</i> Mask bit for inpu	t I14 interrupt.		0 1		t generate interru enerate interrupts	





DATASHEET

### ADVANCED COMMUNICATIONS

### Address (hex): 44 (cont...)

Register Name	cnfg_interrupt_mask [15:8]		Description	(R/W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
operating_ mode	main_ref_failed	114	113	112	11 1	110	19	
Bit No.	Description			Bit Value	Value Description	n		
4	113			0	Input I13 canno	t generate interru	pts.	
	Mask bit for inpu	t I13 interrupt.		1	Input I13 can generate interrupts.			
3	112			0	Input I12 cannot generate interrupts.			
	Mask bit for inpu	t I12 interrupt.		1	Input I12 can generate interrupts.			
2	11 1			0	Input I11 cannot generate interrupts.			
	Mask bit for inpu	t I11 interrupt.		1	Input I11 can generate interrupts.			
1	110			0	Input I10 canno	t generate interru	ots.	
	Mask bit for input I10 interrupt.			1	Input I10 can generate interrupts.			
0	19			0	Input 19 cannot	generate interrup	S.	
	Mask bit for inpu	t 19 interrupt.		1		erate interrupts.		

FINAL

#### Address (hex): 45

Register Name	cnfg_interrupt_ [23:16]	_mask	Description	(R/W) Bits [23:16] of the interrupt Default Val mask register.			e 0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Sync_ip_alarm	T4_status	phasemon_ alarm	T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS	
Bit No.	Description			Bit Value	Value Description			
7	<i>Sync_ip_alarm</i> Mask bit for <i>Sy</i>	<i>nc_ip_alarm</i> inter	rupt.	0 1	The external sync input cannot generate interrupt The external sync input can generate interrupts.			
6	<i>T4_status</i> Mask bit for <i>T4</i>	_status interrupt.		0 1	Change in T4 status cannot generate interrupts. Change in T4 status can generate interrupts.			
5	<i>phasemon_ala</i> Mask bit for <i>ph</i>	<i>rm asemon_alarm</i> in	terrupt.	0 1		larm cannot gene larm can generat	-	
4	T4_inputs_faile Mask bit for T4	ed _inputs_failed inte	errupt.	0 1	Failure of T4 inputs cannot generate interrupts. Failure of T4 inputs can generate interrupts.			
3	<i>AMI2_Viol</i> Mask bit for <i>AMI2_Viol</i> interrupt.			0 1	Input I2 cannot generate AMI violation interrupt Input I2 can generate AMI violation interrupts.			
2	<i>AMI2_LOS</i> Mask bit for <i>A</i> M	///2_LOS interrupt.		0 1		generate AMI LOS erate AMI LOS int	-	



DATASHEET

### ADVANCED COMMUNICATIONS

### Address (hex): 45 (cont...)

Register Name	cnfg_interrupt_mask Description [23:16]			ption (R/W) Bits [23:16] of the interrupt Default Value mask register.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Sync_ip_alarm	T4_status	phasemon_ alarm	T4_inputs_ failed	AMI2_Viol	AMI2_LOS	AMI1_Viol	AMI1_LOS	
Bit No.	Description			Bit Value	Value Descriptio	n		
1	AMI1_Viol Mask bit for AMI1_Viol interrupt.			0 1	Input I1 cannot generate AMI violation interrup Input I1 can generate AMI violation interrupts.			
0	<i>AMI1_LOS</i> Mask bit for <i>AMI1_LO</i> S interrupt.			0 1	Input I1 cannot g Input I1 can gen	,		

FINAL

#### Address (hex): 46

Register Name	cnfg_freq_divn [7:0]		Description		] of the division s using the DivN	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			divn_	value[7:0]			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	divn_value[7:0]			-	See Reg. 47 ( <i>cr</i>	nfg_freq_divn) for	details.

Register Name	cnfg_freq_divn [13:8]		Description	(R/ W) Bits [13: factor for input feature.	Default Value	0011 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				divn_v	ralue[13:8]		
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		



DATASHEET

## ADVANCED COMMUNICATIONS

### Address (hex): 47 (cont...)

Register Name	cnfg_freq_divn [13:8]		Description	· · ·	8] of the division s using the DivN	0011 1111	
Bit 7 Bit 6	Bit 6	Bit 5	Bit 4	Bit 3	it 3 Bit 2 Bit 1		Bit 0
		divn_v			value[13:8]		
Bit No.	Description			Bit Value	Value Description	on	
[5:0]	<i>divn_value[13:8]</i> This register, in conjunction with Reg. 46 ( <i>cnfg_freq_divn</i> ) represents the integer value by which to divide inputs that use the DivN pre-divider. The divn feature supports input frequencies up to a maximum of 100 MHz; therefore, the maximum value that should be written to this register is 30D3 hex (12499 dec). Use of higher DivN values may result in unreliable behavior.			1		ency will be divide s 1. i.e. to divide b	

FINAL

Register Name	cnfg_monitors		Description Bit 4	(R/W) Configuration register controlling several input monitoring and switching options.		Default Value	0000 0101*
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable
Bit No.	Description			Bit Value			
7	monitors to be e	source of the clock ither from the out crystal oscillator.		0 1	Frequency monitors clocked by output of TO DPL Frequency monitors clocked by crystal oscillator frequency.		
6	from the T0 DPL enabled this will 1149.1 JTAG sta pin. When enable	) ther the <i>main_ref</i> L is flagged on the not strictly confor undard for the fund ed the TDOpin will n_ref_fail interrupt	TDO pin. If m to the IEEE ction of the TDO simply mimic the	0 1	TDO pin used to main_ref_fail in	DO complies with indicate the state terrupt status. This vare indication of a	of the s allows a system
5	mode, the device	h a-fast switching m e will disqualify a l ects a few missing	ocked-to source	0 1	Bucket or frequ	ed source disquali	



#### ADVANCED COMMUNICATIONS DATASHEET FINAL Address (hex): 48 (cont...) Register Name cnfg\_monitors Description (R/W) Configuration register **Default Value** 0000 0101\* controlling several input monitoring and switching options. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 los\_flag\_on\_ ultra fast ext switch PBO freeze PBO en freq monitor freg monitor freq\_mon\_clk TDO switch soft\_enable hard enable Description Bit No. **Bit Value** Value Description 0 4 ext switch Normal operation mode. Bit to enable external switching mode. When in 1 External source switching mode enabled. Operating external switching mode, the device is only allowed mode of the device is always forced to be "locked" to lock to a pair of sources. If the programmed when in this mode. priority of input I3 is non-zero, then the SRCSWIT pin is High, the device will be forced to lock to input I3 regardless of the signal present on that input. If the programmed priority of input I3 is zero, then it will be forced to lock to input I5 instead. If the programmed priority of input I4 is non-zero, then the SRCSW pin is Low, the device will be forced to lock to input I4 regardless of the signal present on that input. If the programmed priority of input I4 is zero, then it will be forced to lock to input I6 instead. \* The default value of this bit is dependent on the value of the SRCSW pin at power-up. 3 PBO freeze 0 Phase Build-out not frozen. Phase Build-out frozen, no further Phase Build-out Bit to control the freezing of Phase Build-out 1 operation. If Phase Build-out has been enabled and events will occur. there have been some source switches, then the input-output phase relationship of the T0 DPLL is unknown. If Phase Build-out is no longer required, then it can be frozen. This will maintain the current input-output phase relationship, but not allow further Phase Build-out events to take place. Simply disabling Phase Build-out could cause a phase shift in the output, as the T0 DPLL re-locks the phase to zero degrees. 2 PBO en 0 Phase Build-out not enabled. TO DPLL locks to zero Bit to enable Phase Build-out events on source degrees phase. switching. When enabled a Phase Build-out event is 1 Phase Build-out enabled on source switching. triggered every time the T0 DPLL selects a new source- this includes exiting the Holdover or Freerun states. 1 freq monitor soft enable 0 Soft frequency monitor alarms disabled. Soft frequency monitor alarms enabled. Control to enable frequency monitoring of input 1 reference sources using soft frequency alarms. 0 freq monitor hard enable 0 Hard frequency monitor alarms disabled. Control to enable frequency monitoring of input Hard frequency monitor alarms enabled. 1

reference sources using hard frequency alarms.



DATASHEET

### ADVANCED COMMUNICATIONS

#### Address (hex): 49

Register Name	cnfg_freq_mon_;	threshold	Description	( ) 0		Default Value	0010 0011	
Bit 7 Bit 6 I		Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit 0	
	soft_frequency_	alarm_thresho	ld		hard_frequenc	cy_alarm_threshold	d	
Bit No.	Description			Bit Value	Value Descript	ion		
[7:4]	soft_frequency_a Threshold to trigg sts_reference_so This is only used	ger the soft frec ources registers	uency alarms in the S.	-	To calculate the limit in ppm, add one to th value in the register, and multiply by 3.81 p limit is symmetrical about zero. A value of ( corresponds to an alarm limit of ±11.43 pp			
[3:0]	hard_frequency_ Threshold to trigg the sts_reference cause a reference	ger the hard fre e_sources regis	quency alarms in sters, which can		value in the reg limit is symmet	e limit in ppm, add gister, and multiply rical about zero. A an alarm limit of d	by 3.81 ppm. The value of 0011 bin	

FINAL

Register Name	cnfg_current_fre threshold	eq_mon_	Description	(R/ W) Register to set both the hard and soft frequency alarm limits for the monitors on the currently selected reference source.		Default Value	0010 0011	
Bit 7	Bit 7 Bit 6 Bit 5		Bit 4	Bit 3 Bit 2		Bit 1	Bit 0	
current_soft_frequency_alarm_threshold			nold	С	current_hard_frequency_alarm_threshold			
Bit No.	Description			Bit Value	Value Descript	on		
[7:4]	Threshold to trigg sts_reference_se currently selecte source can be m	quency_alarm_thi ger the soft freque ources register ap d source.The curr onitored for frequ all other sources	ency alarm in the plying to the ently selected ency using	-	- To calculate the limit in ppm, add one to value in the register, and multiply by 3.81 limit is symmetrical about zero. A value or corresponds to an alarm limit of ±11.43			
[3:0]	Threshold to trigg	<i>ources</i> register ap	ency alarm in the		value in the reg limit is symmet	e limit in ppm, add jister, and multiply rical about zero. A an alarm limit of ±	by 3.81 ppm. The value of 0011 bin	

## ADVANCED COMMUNICATIONS

### Address (hex): 4B

Register Name	cnfg_registers_so	ource_select	Description	(R/W) Register source of many	to select the of the registers.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				f	requency_measur	ement_channel_s	elect
Bit No.	Description			Bit Value	Value Descripti	on	
[7:5]	Not used.			-	-		
4	T4_T0_select			0	T0 path registe	rs selected.	
	Bit to select betw Reg. 0A, 0B ( <i>sts</i> _	priority_table) 07 (sts_current_ ıfg_ref_selectior	_DPLL_frequency)	1	T4 path registe		
[3:0]	frequency_meas	urement_chann	el_select	0000	Not used-refers	s to no input chan	nel.
	Register to select	which input cha	annel the	0001	Frequency mea	surement taken fr	om input I1.
	frequency measu	rement result in	Reg. 4C	0010	Frequency mea	surement taken fr	om input I2.
	(sts_freq_measu	<i>rement</i> ) is taker	from.	0011	Frequency mea	surement taken fr	om input I3.
				0100		surement taken fr	•
				0101		surement taken fr	-
				0110		surement taken fr	
				0111		surement taken fr	
				1000		surement taken fr	
				1001	• •	surement taken fr	
				1010 1011	• •	surement taken fr	
				1100		surement taken fr surement taken fr	•
				1101	• •	surement taken fr	
				1110		surement taken fr	•
				1111	Not used- refers		-

FINAL

# ACS8530 SETS

# ACS8530 SETS

DATASHEET

# ADVANCED COMMUNICATIONS

### Address (hex): 4C

Register Name	ster Name sts_freq_measurement		Description	( ) 0	(R/W) Register from which the frequency measurement result can be read.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			freq_meas	urement_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	Reg. 4B ( <i>cnfg_re</i> will represent the to the frequency	the value of the particle value of the particle value of the constant of the particle value of the particle va	umber selected in _ <i>select</i> ). This value ency from the cloc can be either the r the output of the	ĸ	calculate the of	2's complement s fset in ppm of the alue should be mu	selected input

FINAL

Register Name	cnfg_DPLL_soft_limit		Description	soft frequency DPLLs. Exceed	to program the limit of the two ing this limit will beyond triggering a	Default Value	1000 1110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
freq_lim_ph_ loss			D	PLL_soft_limit_v	ralue		
Bit No.	Description			Bit Value	Value Descriptio	n	
7	freq_lim_ph_loss Bit to enable the phas DPLL hits its hard freq Reg. 41 and Reg. 42 ( results in the DPLL ent time the DPLL tracks t	uency limit as <i>cnfg_DPLL_fr</i> ering the phase	programmed in <i>eq_limit</i> ). This se lost state any	0 1	Phase lost/locke Phase lost forced		•
[6:0]	DPLL_soft_limit_value Register to program to DPLLs tracks a source frequency alarm flag ( sts_operating). This of crystal oscillator frequ programmed calibration	what extent e before raising Bits 5 and 4 o fset is compa ency taking in	g its soft f Reg. 09, red to the	-		he limit is symme	bly this 7-bit value etrical about zero. lent to

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 50

Register Name	cnfg_upper_threa	shold_0	Description	(R/W) Register to program the <b>Default Value</b> 0000 C activity alarm setting limit for Leaky Bucket Configuration 0.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			upper_thre	shold_0_value				
Bit No.	Description			Bit Value	Value Descripti	on		
[7:0]	during a cycle, it of failed or has been which this occurs by 1, and for each programmed in F which this does n decremented by When the accume	toperates on a detects that an n erratic, then to the accumula h period of 1, 2 Reg. 53 ( <i>cnfg_a</i> not occur, the a 1. ulator count re he <i>upper_thre</i> .	for each cycle in tor is incremented , 4, or 8 cycles, as <i>lecay_rate_0</i> ), in ccumulator is	-	Value at which inactivity alarm	the Leaky Bucket •	will raise an	

FINAL

Register Name	cnfg_lower_thres	shold_0	Description		to program the esetting limit for configuration 0.	Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			lower_threshold_0_value				
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	· · · · · · · · · · · · · · · · · · ·		-	Value at which inactivity alarm	the Leaky Bucket v	will reset an	
	The <i>lower_thresh</i> the Leaky Bucket		the value at which activity alarm.				

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 52

Register Name	cnfg_bucket_size_	0	Description	maximum size	(R/W) Register to program the naximum size limit for Leaky Bucket Configuration 0.		0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			bucket_si	ize_0_value			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]			input has either or each cycle in or is incremented 4, or 8 cycles, as ecay_rate_0), in	-		the Leaky Bucket w	•
	The number in the programmed into t		t exceed the value				

FINAL

Register Name	cnfg_decay_rate_0		Description		to program the k" rate for Leaky ration 0.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						decay_ra	ate_0_value
Bit No.	Description			Bit Value	Value Description	n	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_0_value	)		00	Bucket decay ra	te of 1 every 128	ms.
	The Leaky Bucket or	perates on a	128 ms cycle. If,	01	Bucket decay ra	te of 1 every 256	ms.
	during a cycle, it det	ects that an i	nput has either	10	Bucket decay ra	te of 1 every 512	ms.
	failed or has been e which this occurs, th by 1, and for each p programmed in this occur, the accumula	e accumulate eriod of 1, 2, register, in w	or is incremented 4, or 8 cycles, as hich this does not	11	Bucket decay ra	te of 1 every 102	4 ms.
	The Leaky Bucket ca "decay" at the same effectively at one ha the fill rate.	rate as the "	fill" cycle, or				

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 54

Register Name	cnfg_upper_thres	shold_1	Description	(R/ W) Register to program the <b>Default Value</b> 0000 activity alarm setting limit for Leaky Bucket Configuration 1.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1		
			upper_thre	shold_1_value				
Bit No.	Description			Bit Value	Value Descripti	on		
[7:0]	during a cycle, it of failed or has been which this occurs by 1, and for each programmed in R which this does n decremented by When the accume	t operates on a detects that an n erratic, then t , the accumula n period of 1, 2 keg. 57 ( <i>cnfg_a</i> ot occur, the a 1. ulator count re he <i>upper_thre</i>	for each cycle in tor is incremented (, 4, or 8 cycles, as <i>lecay_rate_1</i> ), in ccumulator is aches the value <i>shold_1_value</i> , the	-	Value at which inactivity alarm	the Leaky Bucket v	will raise an	

FINAL

Register Name	cnfg_lower_thres	shold_1	Description	activity alarm re	to program the esetting limit for configuration 1.	Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			lower_threshold		old_1_value		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	<i>lower_threshold_1_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 ( <i>cnfg_decay_rate_1</i> ), in which this does not occur, the accumulator is decremented by 1.			-	Value at which inactivity alarm	the Leaky Bucket v	will reset an
	The <i>lower_thresh</i> the Leaky Bucket		the value at which activity alarm.				

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 56

Register Name	cnfg_bucket_size_	1	Description	(R/W) Register maximum size Bucket Configu		Default Value	0000 1000 Bit 0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
			bucket_s	ize_1_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]			input has either or each cycle in or is incremented 4, or 8 cycles, as ecay_rate_1), in	-		the Leaky Bucket even with further in	
	The number in the programmed into t		t exceed the value				

FINAL

Register Name	cnfg_decay_rate_1		Description		to program the k" rate for Leaky ration 1.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						decay_ra	ate_1_value
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	decay_rate_1_value	9		00	Bucket decay ra	te of 1 every 128	ms.
	The Leaky Bucket or	perates on a 1	128 ms cycle. If,	01	Bucket decay ra	te of 1 every 256	ms.
	during a cycle, it det	ects that an i	nput has either	10	Bucket decay ra	te of 1 every 512	ms.
	failed or has been e which this occurs, th by 1, and for each p programmed in this occur, the accumula	e accumulate eriod of 1, 2, register, in wl	or is incremented 4, or 8 cycles, as hich this does not	11	Bucket decay ra	te of 1 every 102	4 ms.
	The Leaky Bucket ca "decay" at the same effectively at one ha the fill rate.	rate as the "	fill" cycle, or				

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 58

Register Name	cnfg_upper_threa	shold_2	Description	(R/W) Register to program the <b>Default Value</b> 0000 011 activity alarm setting limit for Leaky Bucket Configuration 2.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1		Bit 0		
			upper_thre	shold_2_value					
Bit No.	Description			Bit Value	Value Descripti	on			
[7:0]	during a cycle, it of failed or has been which this occurs by 1, and for each programmed in F which this does n decremented by When the accume	t operates on a detects that an n erratic, then f s, the accumula h period of 1, 2 Reg. 5B ( <i>cnfg_d</i> not occur, the a 1. ulator count rea he <i>upper_threa</i>	ior each cycle in tor is incremented (, 4, or 8 cycles, as <i>lecay_rate_2</i> ), in ccumulator is aches the value <i>shold_2_value</i> , the	-	Value at which inactivity alarm	the Leaky Bucket •	will raise an		

FINAL

Register Name	cnfg_lower_thres	shold_2	Description		to program the esetting limit for configuration 2.	Default Value	0000 0100 Bit 0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
			lower_thres	shold_2_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	<i>lower_threshold_2_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5B ( <i>cnfg_decay_rate_2</i> ), in which this does not occur, the accumulator is decremented by 1. The <i>lower_threshold_2_value</i> is the value at which the Leaky Bucket will reset an inactivity alarm.		-	Value at which inactivity alarm	the Leaky Bucket v	will reset an	

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 5A

Register Name	cnfg_bucket_size	_2	<b>Description</b> (R/W) Register to program t maximum size limit for Leak Bucket Configuration 2.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			bucket_s	ize_2_value				
Bit No.	Description			Bit Value	Value Descript	on		
[7:0]	,	operates on a letects that an o erratic, then f the accumula o period of 1, 2 eg. 5B ( <i>cnfg_d</i> ot occur, the a	input has either or each cycle in tor is incremented , 4, or 8 cycles, as <i>ecay_rate_2</i> ), in	-		the Leaky Bucket even with further in	•	
	The number in the programmed into		ot exceed the value					

FINAL

Register Name	cnfg_decay_rate_2		Description		to program the k" rate for Leaky ration 2.	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						decay_rate_2_value		
Bit No.	Description			Bit Value	Value Description	ption		
[7:2]	Not used.			-	-			
[1:0]	1:0] decay rate 2 value			00	Bucket decay ra	te of 1 every 128	ms.	
	The Leaky Bucket op	perates on a <sup>-</sup>	128 ms cycle. If,	01	Bucket decay rate of 1 every 256 ms.			
	during a cycle, it det	ects that an i	nput has either	10	Bucket decay rate of 1 every 512 ms.			
	failed or has been en which this occurs, th by 1, and for each p programmed in this occur, the accumula	e accumulate eriod of 1, 2, register, in w	or is incremented 4, or 8 cycles, as hich this does not	11	Bucket decay ra	te of 1 every 102	4 ms.	
	The Leaky Bucket ca "decay" at the same effectively at one ha the fill rate.	rate as the "	fill" cycle, or					

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 5C

Register Name	cnfg_upper_threa	shold_3	Description	activity alarm s	W) Register to program the <b>Default Value</b> ivity alarm setting limit for iky Bucket Configuration 3.		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			upper_thre	shold_3_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	<i>upper_threshold_3_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F ( <i>cnfg_decay_rate_3</i> ), in which this does not occur, the accumulator is decremented by 1. When the accumulator count reaches the value			-	Value at which inactivity alarm	the Leaky Bucket v	will raise an

FINAL

Register Name	cnfg_lower_thres	shold_3	Description	activity alarm re	to program the esetting limit for configuration 3.	ting limit for	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2 Bi			Bit 0
			lower_thre	shold_3_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	] <i>lower_threshold_3_value</i> The Leaky Bucket operates on a 128 during a cycle, it detects that an input failed or has been erratic, then for ea which this occurs, the accumulator is by 1, and for each period of 1, 2, 4, o programmed in Reg. 5F ( <i>cnfg_decay_</i> which this does not occur, the accum decremented by 1.		input has either or each cycle in tor is incremented , 4, or 8 cycles, as <i>ecay_rate_3</i> ), in	-	Value at which inactivity alarm	the Leaky Bucket •	will reset an
	The <i>lower_thresh</i> the Leaky Bucket		the value at which activity alarm.				

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

#### Address (hex): 5E

Register Name	cnfg_bucket_size_	_3			to program the limit for Leaky rration 3.	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			bucket_s	ize_3_value			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	[7:0] <i>bucket_size_3_value</i> The Leaky Bucket operates on a 12 during a cycle, it detects that an inp failed or has been erratic, then for e which this occurs, the accumulator by 1, and for each period of 1, 2, 4, programmed in Reg. 5F ( <i>cnfg_deca</i> which this does not occur, the accu decremented by 1.		input has either or each cycle in tor is incremented , 4, or 8 cycles, as <i>ccay_rate_3</i> ), in ccumulator is	-		the Leaky Bucket even with further in	
	The number in the programmed into		t exceed the value				

FINAL


Register Name	cnfg_decay_rate_3		Description	. , .	to program the k" rate for Leaky ration 3.	Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						decay_rate_3_value		
Bit No.	Description			Bit Value	Value Description	otion		
[7:2]	Not used.			-	-			
[1:0]	decay_rate_3_valu	е		00	Bucket decay ra	te of 1 every 128	ms.	
	The Leaky Bucket o	perates on a 1	28 ms cycle. If,	01	Bucket decay rate of 1 every 256 ms.			
	during a cycle, it de	tects that an ir	put has either	10	Bucket decay rate of 1 every 512 ms.			
	failed or has been of which this occurs, t by 1, and for each p programmed in this occur, the accumul	he accumulato period of 1, 2, 4 s register, in wh	r is incremented 4, or 8 cycles, as iich this does not	11	TT Bucket decay ra	te of 1 every 102	4 ms.	
	The Leaky Bucket c "decay" at the sam effectively at one ha the fill rate.	e rate as the "f	ill" cycle, or					



#### Address (hex): 60

Register Name	cnfg_output_frequ (TO1 & TO2)	Jency	Description	(R/W) Register to configure and <b>Default Value</b> 1000 01 enable the frequencies available on outputs TO1 and TO2.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	output_	freq_2		output_freq_1					
Bit No.	Description			Bit Value	e Value Description				
[7:4]	output_freq_2			0000	Output disabled.				
	Configuration of th	ne output freque	ncy available at	0001	2 kHz.				
	output TO2. Many			0010	8 kHz.				
	dependent on the			0011	Digital2 (Reg. 39	0_ 0 _	, ,		
	the T4 APLL. Thes			0100	Digital1 (Reg. 39		quencies).		
	Reg. 65. For more			0101	T0 APLL frequent				
	configuring the ou	tput frequencies	S.	0110	T0 APLL frequent	-			
				0111	T0 APLL frequent				
				1000	T0 APLL frequen	•			
				1001	T0 APLL frequence				
				1010	T0 APLL frequent	-			
				1011	T4 APLL frequent				
				1100	T4 APLL frequent				
				1101	T4 APLL frequent				
				1110	T4 APLL frequent	•			
				1111	T4 APLL frequent	Cy/4.			
[3:0]	output_freq_1			0000	Output disabled.				
	Configuration of th			0001	2 kHz.				
	output TO1. Many			0010	8 kHz.				
	dependent on the			0011	Digital2 (Reg. 39				
	the T4 APLL. Thes			0100	Digital1 (Reg. 39		quencies).		
	Reg. 65. For more			0101	TO APLL frequent				
	configuring the ou	iput frequencies	ö.	0110	TO APLL frequent				
				0111 1000	T0 APLL frequend T0 APLL frequend				
				1000	TO APLL frequence	-			
				1010	TO APLL frequence				
				1010	T4 APLL frequence				
				1100	T4 APLL frequence				
				1101	T4 APLL frequence	•			
				1110	T4 APLL frequence				
				1111	T4 APLL frequence	-			

FINAL






#### Address (hex): 61

Register Name	cnfg_output_freq (TO3 & TO4)	uency	Description	(R/W) Register to configure and <b>Default Value</b> 1000 011 enable the frequencies available on outputs TO3 and TO4.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	output_	freq_4		output_freq_3					
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:4]	output_freq_4			0000	Output disabled.				
	Configuration of t	he output freque	ncy available at	0001	2 kHz.				
	output TO4. Many	-		0010	8 kHz.				
	dependent on the			0011		cnfg_digital_free			
	the T4 APLL. Thes			0100		cnfg_digital_free	quencies).		
	Reg. 65. For more			0101	TO APLL frequen	•			
	configuring the ou	itput frequencies	6.	0110	TO APLL frequen				
				0111	TO APLL frequen				
				1000 1001	T0 APLL frequen T0 APLL frequen				
				1010	TO APLL frequen				
				1010	T4 APLL frequen				
				1100	T4 APLL frequen	-			
				1101	T4 APLL frequen				
				1110	T4 APLL frequen	-			
				1111	T4 APLL frequen				
[3:0]	output_freq_3			0000	Output disabled.				
	Configuration of t			0001	2 kHz.				
	output TO3. Many			0010	8 kHz.				
	dependent on the			0011	0 ( 0	cnfg_digital_free	, ,		
	the T4 APLL. Thes			0100		cnfg_digital_free	juencies).		
	Reg. 65. For more configuring the ou			0101 0110	T0 APLL frequen T0 APLL frequen				
	configuring the ot	itput irequencies	5.	0111	TO APLL frequen				
				1000	TO APLL frequen	•			
				1000	TO APLL frequen	•			
				1010	TO APLL frequen				
				1011	T4 APLL frequen	-			
				1100	T4 APLL frequen				
				1101	T4 APLL frequen	•			
				1110	T4 APLL frequen				
				1111	T4 APLL frequen	cv/ 4.			

FINAL





### Address (hex): 62

Register Name	cnfg_output_frequ (TO5 & TO6)	uency	Description	(R/W) Register to configure and <b>Default Value</b> 1000 1010 enable the frequencies available on outputs TO5 and TO6.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	output_	freq_6		output_freq_5					
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:4]	output_freq_6			0000	Output disabled.				
	Configuration of the	he output freque	ncy available at	0001	2 kHz.				
	output TO6. Many	of the frequenci	ies available are	0010	8 kHz.				
	dependent on the			0011	T0 APLL frequen				
	the T4 APLL. Thes	-	-	0100		cnfg_digital_free	quencies).		
	Reg. 65. For more			0101	T0 APLL frequen				
	configuring the ou	tput frequencies	S.	0110	T0 APLL frequen	-			
				0111	T0 APLL frequen				
				1000	T0 APLL frequen				
				1001	T0 APLL frequen				
				1010	T0 APLL frequen				
				1011	T4 APLL frequen	-			
				1100	T4 APLL frequen				
				1101	T4 APLL frequen	-			
				1110	T4 APLL frequen	•			
				1111	T4 APLL frequen	Cy/4.			
[3:0]	output_freq_5			0000	Output disabled.				
	Configuration of the			0001	2 kHz.				
	output TO5. Many			0010	8 kHz.	<i>.</i>			
	dependent on the			0011		cnfg_digital_free			
	the T4 APLL. Thes			0100	• • •	cnfg_digital_free	quencies).		
	Reg. 65. For more			0101	TO APLL frequen	•			
	configuring the ou	itput frequencies	<b>.</b>	0110 0111	T0 APLL frequen T0 APLL frequen				
				1000	TO APLL frequen				
				1000	TO APLL frequen	•			
				1010	TO APLL frequen				
				1011	T4 APLL frequen				
				1100	T4 APLL frequen				
				1101	T4 APLL frequen				
				1110	T4 APLL frequen				
				1111	T4 APLL frequen				

FINAL

# ACS8530 SETS

	negister bit to enable the 6 km² Sync output (1010).	I	Output TOTO enabled.
5	TO9_en	0	Output TO9 disabled.
	Register bit to enable the BITS output from the TC9.	1	Output TO9 enabled.
4	TO8_en	0	Output TO8 disabled.
	Register bit to enable the AMI composite clock output from TO8.	1	Output TO8 enabled.
[3:0]	output_freq_7	0000	Output disabled.
	Configuration of the output frequency available at	0001	2 kHz.
	output TO7. Many of the frequencies available are	0010	8 kHz.
	dependent on the frequencies of the T0 APLL and	0011	Digital2 (Reg. 39 cnfg_digital_frequencies).
	the T4 APLL. These are configured in Reg. 64 and	0100	T0 APLL frequency/ 2.
	Reg. 65. For more detail see the detailed section on	0101	T0 APLL frequency/ 48.
	configuring the output frequencies.	0110	T0 APLL frequency/16.
		0111	T0 APLL frequency/12.
		1000	T0 APLL frequency/ 8.
		1001	T0 APLL frequency/ 6.
		1010	T0 APLL frequency/ 4.
		1011	T4 APLL frequency/ 64.
		1100	T4 APLL frequency/ 48.
		1101	T4 APLL frequency/16.
		1110	T4 APLL frequency/8.
		1111	T4 APLL frequency/ 4.

# SEMTECH

ADVANCED COMMUNICATIONS

cnfg\_output\_frequency

### Address (hex): 63


Register Name

	(TO7 to TO11)			enable the frequencies available on outputs TO7 through to TO11.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
MFrSync_en	FrSync_en	TO9_en	TO8_en	output_freq_7					
Bit No.	Description			Bit Value	Value Descriptio	n			
7	MFrSync_en			0	Output TO1 1 disa	abled.			
	Register bit to	enable the 2 kHz	Sync output (TO1 1).	1	Output TO11 ena	ıbled.			
6	FrSync en			0	Output TO10 disa	abled.			
	Register bit to	enable the 8 kHz	Sync output (TO10).	1	Output TO10 ena	bled.			
5	TO9 en			0	Output TO9 disat	oled.			
	Register bit to	enable the BITS of	output from the TO9.	1	Output TO9 enab	led.			
4	TO8_en			0	Output TO8 disat	oled.			
	Register bit to output from To	enable the AMI co O8.	omposite clock	1	Output TO8 enab	led.			
[3:0]	output_freq_7	7		0000	Output disabled.				
	Configuration	of the output freq	uency available at	0001	2 kHz.				
	output TO7. M	lany of the freque	ncies available are	0010	8 kHz.				
	dependent on	the frequencies of	of the T0 APLL and	0011	Digital2 (Reg. 39	cnfg_digital_freque	encies).		
			ed in Reg. 64 and	0100	T0 APLL frequency/ 2.				
	•		detailed section on	0101	T0 APLL frequen	•			
	configuring the	e output frequenc	ies.	0110	T0 APLL frequen				
				0111	TO APLL frequen				
				1000	T0 APLL frequen	cy/8.			

FINAL

(R/W) Register to configure and

Description



**Default Value** 

#### DATASHEET

1111 0110



DATASHEET

ADVANCED COMMUNICATIONS

#### Address (hex): 64

Register Name	cnfg_T4_DPLL_f	frequency	Description	(R/W) Register to configure the T4 <b>Default Value</b> 0000 0001 DPLL and several other parameters for the T4 path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Auto_squelch_ T4	AMI_op_duty	T4_op_SONSD H		T4_DPLL_frequency				
Bit No.	Description			Bit Value	Value Descript	ion			
7	Not used.			-	-				
6	Auto squelch T	4		0	Outputs TO8 a	nd TO9 enabled as	in Rea. 63.		
-	Register bit to au		lch the T4 outputs uts have failed.	1	Outputs TO8 and TO9 enabled as in Reg. 63. Outputs TO8 and TO9 disabled when T4 inputs f				
5	AMI_op_duty Register bit to configure whether the composite			0	TO8 output 50	:50 duty cycle.			
-	Register bit to co	onfigure whether TO8 is 50:50 or 5		1	TO8 output 5:8 duty cycle.				
4	T4 op SONSDH	1		0	TO9 output 2.0	)48 MHz (SDH).			
	Register bit to configure the BITS output on TO9 to be either SONET or SDH frequency, only when Reg. 35 Bit 4 = 0, otherwise this bit is ignored and SONET/ SDH selection for TO9 is controlled by Reg. 34 Bit 2. Default set by SONSDHB pin - same as Reg. 34 Bit 2.			1		544 MHz (SONET).			
3	Not used.			-	-				
[2:0]	T4_DPLL_freque	ency		000	T4 DPLL mode	= squelched (clock	د off).		
	Register to confi the DPLL in the will also affect th	gure the frequend T4 path. The frequency of th	cy of operation of uency of the DPLL ne T4 APLL which,	001	T4 DPLL mode T4 APLL outpu 311.04 MHz.	= 77.76 MHz (OC- t frequency (before	N rates), giving dividers) =		
	TO1 - TO7 see Re	eg. 60 - Reg. 63.	vailable at outputs It is also possible	010	frequency (bef	= 12E1, giving T4 ore dividers) = 98.3	304 MHz.		
	run directly from	the T0 DPLL out		011	frequency (bef	= 16E1, giving T4 ore dividers) = 131	.072 MHz.		
	required from th		ne T4 DPLL should	100	frequency (bef	= 24DS1, giving T ore dividers) = 148	.224 MHz.		
	not be squelched and the T4 APLL		input is squelched	101	frequency (bef	= 16DS1, giving Te ore dividers) = 98.8	316 MHz.		
				110		= E3, giving T4 AP			
				111	frequency (before dividers) = 274.944 MHz. T4 DPLL mode = DS3, giving T4 APLL output frequency (before dividers) = 178.944 MHz.				

FINAL

# SEMTECH

## ADVANCED COMMUNICATIONS

#### Address (hex): 65

Register Name	cnfg_T0_DPLL_fr	requency	Description	(R/W) Register to configure the T0 <b>Default Value</b> 0000 DPLL and several other parameters for the T0 path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
F4_meas_T0_ bh	T4_APLL_for_ T0	T0_freq_	to_T4_APLL		T0_DPLL_frequency				
Bit No.	Description			Bit Value	lue Value Description				
7	to measure phas enabled the T4 p	e offset from the ath is disabled a o measure the p	nd the phase hase between the	0 1	Normal- T4 Path normal operation. T4 DPLL disabled, T4 phase detector used to measure phase between selected T0 input and selected T4 input.				
6	input from the T4	DPLL or the T0 then the frequen	T4 APLL takes its DPLL. If the T0 cy is controlled by	0 1	T4 APLL takes its input from the T4 DPLL. T4 APLL takes its input from the T0 DPLL.				
[5:4]	APLL (TO DPLL m T4_APLL_for_T0; frequency in the * Note that this is T0 DPLL itself - w	the T0 frequence ode*) when sele and consequent T4 path. not the operation hich is fixed at o s the multiplied of	ly the APLL output g frequency of the utputting putput from the LF	00 01 10 11	T0 DPLL mode = 12E1, giving T4 APLL output frequency (before dividers) = 98.304 MHz. T0 DPLL mode = 16E1, giving T4 APLL output frequency (before dividers) = 131.072 MHz. T0 DPLL mode = 24DS1, giving T4 APLL output frequency (before dividers) = 148.224 MHz. T0 DPLL mode = 16DS1, giving T4 APLL output frequency (before dividers) = 98.816 MHz.				
3	Not used.			-	-				
[2:0]		ure the frequend	cy driven to the T0 equently the APLL	000		77.76 MHz, digita requency (before o			
	output frequency affects the freque Reg. 60 - Reg. 63	in the T0 path. T encies available	This register at TO1 - TO7 see	001	T0 DPLL mode = T0 APLL output fr 311.04 MHz.	77.76 MHz, analo requency (before o	dividers) =		
	T0 DPLL itself - w	hich is fixed at o	g frequency of the utputting putput from the LF	010	frequency (before	12E1, giving T0 A e dividers) = 98.30 16E1, giving T0 A	04 MHz.		
	Output DFS block page 33.			011 100	frequency (before	e dividers) = 131.0 24DS1, giving T0	)72 MHz.		
	page 00.			101	frequency (before T0 DPLL mode =	e dividers) = 148.2 16DS1, giving T0	224 MHz. APLL output		
				110		e dividers) = 98.8 <sup>-</sup>	I O IVI HZ.		
				110	Not used. Not used.				

FINAL

# ACS8530 SETS

SEMTECH

#### Address (hex): 66

5

Register Name	cnfg_T4_DPLL_bw	Description		(R/W) Register to configure the bandwidth of the T4 DPLL.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						T4_DPLL	_bandwidth
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	T4 DPLL bandwidth			00	T4 DPLL 18 Hz	bandwidth.	
	Register to configure	the bandwid	dth of the T4 DPLL.	01	T4 DPLL 35 Hz	bandwidth.	
	-	5 C			T4 DPLL 70 Hz bandwidth.		
				11	Not used.		

### Address (hex): 67

Register Name	cnfg_T0_DPLL_locked_bw		Description	(R/W) Register t bandwidth of th phase locked to	e T0 DPLL, when	Default Value	0000 1011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
				Т0	DPLL_locked_ban	dwidth		
Bit No.	Description			Bit Value	Value Description	on		
[7:5]	Not used.			-	-			
[4:0]	T0_DPLL_locked	bandwidth		00000	T0 DPLL 0.5 mH	Iz locked bandwid	lth.	
	Register to config	gure the bandwic	dth of the T0 DPLL	00001	T0 DPLL 1 mHz	locked bandwidth	۱.	
	when locked to a	n input referenc	e. Reg. 3B Bit 7 is	00010	T0 DPLL 2 mHz	locked bandwidth	۱.	
	used to control w	hether this band	width is used all of	00011	T0 DPLL 4 mHz	locked bandwidth	۱.	
	the time or auton	natically switche	d to when phase	00100	T0 DPLL 8 mHz	locked bandwidth	ı.	
	locked.			00101	T0 DPLL 15 mHz locked bandwidth.			
				00110		z locked bandwid	•••••	
				00111		z locked bandwid	•••••	
				01000		locked bandwidth		
				01001		locked bandwidth		
				01010		locked bandwidth		
				01011		locked bandwidth		
				01100		locked bandwidth	1.	
				01101 01110		cked bandwidth.		
				01110		ocked bandwidth.		
				10000		ocked bandwidth	-	
				10000		ocked bandwidth		
							•	
				10010-11111	Not used.		-	

# ACS8530 SETS

DATASHEET

FINAL

# SEMTECH

## ADVANCED COMMUNICATIONS

#### Address (hex): 69

Register Name	cnfg_T0_DPLL_a	cq_bw	Description	(R/W) Register to bandwidth of the not phase locked	e TO DPLL, when	Default Value	0000 1111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
				T0_DPLL_acquisition_bandwidth					
Bit No.	Description			Bit Value	Value Description	n			
[7:5]	Not used.			-	-				
[4:0]	T0_DPLL_acquisi			00000	T0 DPLL 0.5 mHz acquisition bandwidth.				
	Register to config			00001	T0 DPLL 1 mHz a				
	when acquiring p			00010	T0 DPLL 2 mHz a				
	Reg. 3B Bit 7 is u			00011	T0 DPLL 4 mHz a				
	bandwidth is not		cally switched to	00100	T0 DPLL 8 mHz a				
	when not phase l	ocked.		00101	TO DPLL 15 mHz acquisition bandwidth.				
				00110	T0 DPLL 30 mHz acquisition bandwidth. T0 DPLL 60 mHz acquisition bandwidth.				
				00111					
				01000 01001	TO DPLL 0.1 Hz a				
				01010	T0 DPLL 0.3 Hz a T0 DPLL 0.6 Hz a				
				01010	T0 DPLL 1.2 Hz a				
				01100	T0 DPLL 2.5 Hz a				
				01100	TO DPLL 4 Hz acc				
				01110	TO DPLL 8 Hz acc	•			
				01111	TO DPLL 18 Hz a	•			
				10000	T0 DPLL 35 Hz a				
				10001	TO DPLL 70 Hz a	•			
				10010-11111	Not used.				

FINAL

#### Address (hex): 6A

Register Name	cnfg_T4_DPLL_c	damping	Description	damping factor along with the	(R/ W) Register to configure the damping factor of the T4 DPLL, along with the gain of Phase Detector 2 in some modes.		0001 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 1	Bit 0			
	T4_PD2_gain_alog_8k				T4_damping				
Bit No.	Description			Bit Value	Value Descripti	on			
7	Not used.			-	-				
[6:4]	when locking to analog feedback	rol the gain of the a reference of 8 a mode. This sett selection is enabl	e Phase Detector 2 kHz or less in ing is only used if ed in Reg. 6C Bit 7,	-	Gain value of the Phase Detector 2 when lockir an 8 kHz reference in analog feedback mode.				

ACS8530 SETS



#### FINAL ADVANCED COMMUNICATIONS DATASHEET Address (hex): 6A (cont...) **Register Name** *cnfg\_T4\_DPLL\_damping* Description (R/W) Register to configure the **Default Value** 0001 0011 damping factor of the T4 DPLL, along with the gain of Phase Detector 2 in some modes. Bit 6 Bit 4 Bit 1 Bit 0 Bit 7 Bit 5 Bit 3 Bit 2 T4\_PD2\_gain\_alog\_8k T4\_damping Bit No. Description **Bit Value** Value Description 3 Not used. [2:0] T4 damping T4 DPLL damping factor at the following bandwidths Register to configure the damping factor of the T4 frequency selections: DPLL. The bit values corresponds to different 18 Hz 35 Hz 70 Hz damping factors, depending on the bandwidth 001 1.2 1.2 1.2 selected. Damping factor of 5 being the default 010 2.5 2.5 2.5 011 5 5 5 (011). 10 100 5 10 The Gain Peak for the Damping Factors given in the 101 5 10 20 Value Description (right) are tabulated below. 000 Not used. **Damping Factor** Gain Peak 110 Not used. Not used. 111 0.4 dB 1.2 2.5 0.2 dB 5 0.1 dB 10 0.06 dB 20 0.03 dB

#### Address (hex): 6B

Register Name				(R/W) Register to configure the damping factor of the T0 DPLL, along with the gain of the Phase Detector 2 in some modes.			0001 0011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	T0_PD2_gain_alog_8k				T0_damping			
Bit No.	Description			Bit Value	Value Descripti	on		
7	Not used.			-	-			
[6:4]	when locking to analog feedback	ol the gain of the a reference of 8 mode. This sett election is enabl	e Phase Detector 2 kHz or less in ing is only used if ed in Reg. 6D Bit 7,	-	Gain value of the Phase Detector 2 when locking an 8 kHz reference in analog feedback mode.			
3	Not used.			-	-			



FINAL ADVANCED COMMUNICATIONS DATASHEET Address (hex): 6B (cont...) **Register Name** cnfg\_T0\_DPLL\_damping Description (R/W) Register to configure the **Default Value** 0001 0011 damping factor of the T0 DPLL, along with the gain of the Phase Detector 2 in some modes. Bit 7 Bit 6 Bit 4 Bit 1 Bit 0 Bit 5 Bit 3 Bit 2 TO PD2 gain alog 8k TO\_damping Bit No. Description **Bit Value** Value Description [2:0] T0\_damping T0 DPLL damping factor at the following bandwidths Register to configure the damping factor of the T0 frequency selections: <u><</u>4 Hz 8 Hz 35 Hz 70 Hz DPLL. The bit values corresponds to different 18 Hz damping factors, depending on the bandwidth 001 5 2.5 1.2 1.2 1.2 selected. Damping factor of 5 being the default 5 5 2.5 2.5 010 2.5 5 5 5 (011). 011 5 5 5 5 5 10 10 100 The Gain Peak for the Damping Factors given in the 5 5 10 20 101 5 Value Description (right) are tabulated below. 000 Not used. **Damping Factor** Gain Peak 110 Not used. Not used. 111 1.2 0.4 dB 2.5 0.2 dB 5 0.1 dB 10 0.06 dB 20 0.03 dB

#### Address (hex): 6C

Register Name	cnfg_T4_DPLL_I	PD2_gain	Description	(R/W) Register to configure the <b>Default Value</b> 1100 gain of Phase Detector 2 in some modes for the T4 DPLL.			1100 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1		
T4_PD2_gain_ enable			log		T4_PD2_gain_digital			
Bit No.	Description			Bit Value	Value Description	n		
7	T4_PD2_gain_enable			0 1	ed. nabled and choice he locking mode:			



DATASHEET

ADVANCED COMMUNICATIONS

## Address (hex): 6C (cont...)

Register Name	cnfg_T4_DPLL_I	PD2_gain	Description	(R/W) Register to configure the gain of Phase Detector 2 in some modes for the T4 DPLL.			1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T4_PD2_gain_ enable		T4_PD2_gain_alo	og		Т	<sup>-</sup> 4_PD2_gain_dig	ital
Bit No.	Description			Bit Value	Value Description	n	
[6:4]	when locking to analog feedback	rol the gain of Pha a reference, high a mode. This setting selection is disable	er than 8 kHz, in ng is not used if	-	Gain value of Pha high frequency re		hen locking to a g feedback mode.
3	Not used.			-	-		
[2:0]	when locking to mode. This setting	ol the gain of Pha a reference in dig ng is always used		-	Gain value of Pha reference in digit		hen locking to any le.

FINAL

#### Address (hex): 6D

Register Name	cnfg_T0_DPLL_I	PD2_gain	Description	(R/W) Register to configure the <b>Default Value</b> 1100 00 gain of Phase Detector 2 in some modes for the T0 DPLL.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
T0_PD2_gain_ enable		T0_PD2_gain_alog			T	0_PD2_gain_dig	ital	
Bit No.	Description			Bit Value	Value Description	n		
7	T0_PD2_gain_ei	nable		0 1	T0 DPLL Phase D T0 DPLL Phase D of gain determine - digital feedback - analog feedback - analog feedback	Detector 2 gain en ed according to t a mode k mode	nabled and choice	
[6:4]	when locking to analog feedback	ol the gain of Pha a reference, high a mode. This setti election is disabl	er than 8 kHz, in ng is not used if	-	Gain value of Pha high frequency re		hen locking to a g feedback mode	
3	Not used.							



DATASHEET

## ADVANCED COMMUNICATIONS

Address (hex): 6D (cont...)

Register Name	cnfg_T0_DPLL_I	PD2_gain	Description	. , .	to configure the Detector 2 in some TO DPLL.	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0_PD2_gain_ enable		T0_PD2_gain_	alog			T0_PD2_gain_dig	ital
Bit No.	Description			Bit Value	Value Descripti	on	
[2:0]	<i>T0_PD2_gain_digital</i> Register to control the gain of Phase Detector 2 when locking to a reference in digital feedback mode. This setting is always used if automatic gain selection is disabled in Bit 7, <i>T0_PD2_gain_enable</i> .			-		nase Detector 2 w ital feedback mod	hen locking to any le.

FINAL

#### Address (hex): 70

Register Name	cnfg_phase_offset [7:0]		Description	(R/W) Bits [7:0] offset control re		•			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
			phase_offs	et_value[7:0]					
Bit No.	Description			Bit Value	Value Descript	ion			
[7:0]	<i>phase_offset_value[</i> Register forming par	-	se offset control.	-	See Reg. 71, <i>c</i> . details.	nfg_phase_offset[	1 <i>5:8]</i> for more		



#### Address (hex): 71

Register Name	cnfg_phase_offset [15:8]		Description	(R/W) Bits [15: offset control re		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offse	et_value[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	phase_offset_value[ Register forming part the phase offset regis is locked to an input, internal signals beco order to avoid this, th "ramped" to the new only ever adjusted wi then this is not neces "ramping" can be dis <i>cnfg_sync_monitor</i> . This register is ignore Phase Build-out is en Reg. 76.	of the phase ster is written then it is pos me out of syr e phase offse value. If the hen the devic ssary, and thi abled, see Re	to when the DPLL ssible that some inchronization. In et is automatically phase offset is ee is in Holdover, s automatic eg. 7C, o affect when		the contents of This value is a number. The va the extent of th picoseconds. The phase offs "traditional" de represents a fr internal 77.76 represented m value of the reg internal 77.76 If, for example, that is +1 ppm oscillator, then offset, will be d value of 1024 produce a com output clock. <i>NoteThe exam</i> <i>clock is determ</i> <i>i.e. in Locked m</i>	is register is to be a reg. 70 <i>cnfg_pha</i> 16-bit 2's complem alue multiplied by 6 re applied phase of the applied phase of MHz cycle and car ore accurately as f gister represents th MHz clock divided the DPLL is locked in frequency with re the period, and he lecreased by 1 ppm into the phase offs plete inversion of t	ese_offset[7:0]. nent signed 5.279 represents ffset in control to a per 6.279 actually the period of an a, therefore, be ollows. Each bit ne period of the by 2 <sup>11</sup> . d to a reference espect to a perfect ence the phase n. Programming a set register will the 77.76 MHz t state of the DPL depends on that or r Free-run it

FINAL

ACS8530 SETS



DATASHEET

## ADVANCED COMMUNICATIONS

## Address (hex): 72

Register Name	cnfg_PBO_phase	e_offset	Description	(R/W) Register time error of Ph events.	to offset the mean nase Build-out	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		
[5:0]	mean error over a designed to be ze	se Build-out event tainty of up to set to a phase hit of a large number ero. This registe l offset into eac ect of moving th	5 ns introduced on the output. The of events is er can be used to h PBO event. This	-	number. The val programmed off than +1.4 ns or	ue multiplied by (	ds. Values greate should NOT be

FINAL

#### Address (hex): 73

Register Name	cnfg_phase_loss	s_fine_limit	Description	(R/W) Register to configure some <b>Default Value</b> 1010 0010 of the parameters of the T0 DPLL phase detector.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
fine_limit_en	noact_ph_loss	narrow_en			ph	ase_loss_fine_l	imit		
Bit No.	Description			Bit Value	e Value Description				
7	Bits [2:0]. When determined by the	Reg. 74,	ock/loss is	0 1	Phase loss indication only triggered by other m Phase loss triggered when phase error exceed limit programmed in <i>phase_loss_fine_limit</i> , Bits [2:0].				
6	rapidly. Normally condition, it does and will phase lo when a source b giving tolerance indicated, then fi instigated (±360	ck to the nearest ecomes available to missing cycles requency and pha <sup>9</sup> locking). This bi o indicate phase l	detects this ase lock to be lost edge (±180°) again, hence If phase loss is ase locking is t can be used to	0 1	No activity on refe indication. No activity trigger:				



DATASHEET

## ADVANCED COMMUNICATIONS

## Address (hex): 73 (cont...)

SEMTECH

Register Name	cnfg_phase_loss	s_fine_limit	Description	(R/W) Register to configure some <b>Default Value</b> 1010 0010 of the parameters of the T0 DPLL phase detector.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bi				
fine_limit_en	noact_ph_loss	narrow_en			ph	ase_loss_fine_l	imit		
Bit No.	Description			Bit Value					
5	<i>narrow_en</i> (test Set to 1 (default	,		0 1	Set to 1				
[4:3]	Not used.			-	-				
[2:0]	the phase limit a lost or locked. The window size of a position of the in the window limit device indicates window for any ti indicated. For more (010) is satisfact proportion to the	$\overline{y}$ Bit 7, this regis t which the devia ne default value round $\pm(90 - 180)$ uputs to the DPLI for 1 to 2 secon phase lock. If it ime then phase lost cases the de tory. The window e value, so a valu ase acceptance	has to be within ds before the is outside the loss is immediately fault value of 2 vize changes in	000 001 010 011 100 101 110 111	Do not use. Indica Small phase wind Recommended va ) ) ) Larger phase wir ) )	ow for phase loo llue.	ck indication.		

FINAL

#### Address (hex): 74

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some <b>Default Value</b> 1000 0101 of the parameters of the T0 DPLL phase detector.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
coarse_lim- phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	_coarse_limit		
Bit No.	Description			Bit Value	Value Descriptio	n		
7	whose range is d phase_loss_coal sets the limit in t	nable the coarse p letermined by <i>rse_limit</i> Bits [3:0] he number of inpu lase can move by	]. This register It clock cycles (UI)	0 1	Phase loss not tr detector. Phase loss trigge limit programme Bits [3:0].	ered when phase	error exceeds the	



			FIN	IAL			DATASHE		
ddress (hex): Register Name	cnfg_phase_loss		Description	(R/W) Register of the paramet phase detector	1000 0101				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
coarse_lim- phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	_coarse_limit			
Bit No.	Description			Bit Value	Value Description	n			
6	wide_range_en To enable the device to be tolerant to large amounts of applied jitter and still do direct phase locking at the input frequency rate (up to 77.76 MHz), a wide range phase detector and phase lock detector is employed. This bit enables the wide range phase detector. This allows the device to be tolerant to, and therefore keep track of, drifts in input phase of many cycles (UI). The range of the phase detector is set by the same register used for the phase loss coarse limit (Bits [3:0]).			0 1	5 1				
5	detector to be us	se result from the sed in the DPLL alg et when this is act	gorithm. Bit 6	0	DPLL phase dete However it will st position over ma	ill remember its	original phase		
	should also be set when this is activated. The coarse phase detector can measure and keep track over many thousands of input cycles, thus allowing excellent jitter and wander tolerance. This bit enables that phase result to be used in the DPLL algorithm, so that a large phase measurement gives a faster pull-in of the DPLL. If this bit is not set then the phase measurement is limited to $\pm 360^{\circ}$ which can give a slower pull-in rate at higher input frequencies, but could also be used to give less overshoot. Setting this bit in direct locking mode, for example with a 19.44 MHz input, would give the same dynamic response as a 19.44 MHz input used with 8 k locking mode, where the input is divided down internally to 8 kHz first.			1	DPLL phase dete phase detector re ±360º X8191 U	esult. It can now	measure up to:		
4	Not used.			-	-				



DATASHEET

## ADVANCED COMMUNICATIONS

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some <b>Default Value</b> 1000 0101 of the parameters of the T0 DPLL phase detector.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
coarse_lim- phaseloss_en	wide_range_en	multi_ph_resp						
Bit No.	Description			Bit Value	Value Description	1		
[3:0]	phase_loss_coal	rse_limit		0000	Input phase error	tracked over ±1	UI.	
	Sets the range of	f the coarse phas	e loss detector	0001	Input phase error	tracked over ±3	UI.	
	and the coarse p			0010	Input phase error	tracked over ±7	' UI.	
	When locking to	a high frequency	signal, and jitter	0011	Input phase error tracked over ±15 UI.			
	•	r than 0.5 UI is re		0100	Input phase error tracked over ±31 UI.			
	DPLL can be con	figured to track p	hase errors over	0101	Input phase error			
	many input clock	c periods. This is p	articularly useful	0110	Input phase error	tracked over ±1	27 UI.	
	with very low bar	ndwidths. This reg	ister configures	0111	Input phase error	tracked over ±2	255 UI.	
	how many UI ove	er which the input	phase can be	1000	Input phase error	tracked over ±5	511 UI.	
	tracked. It also sets the range of the coarse phase			1001	Input phase error tracked over ±1023 UI.			
	,		ith or without the	1010	Input phase error tracked over ±2047 UI.			
		apture range capa		1011	Input phase error			
	This register valu	ie is used by Bits	6 and 7.	1100-1111	Input phase error	tracked over ±8	3191 UI.	

FINAL

#### Address (hex): 76

Register Name	cnfg_phasemon	cnfg_phasemon Descriptio			to configure the function for low ts.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ip_noise_ window		phasemon_en	phmon_PBO_ en		phase	mon_limit	
Bit No.	Description			Bit Value	Value Descripti	on	
7	around low-frequ feature ensures t outside the 5% w will not be consid any possible pha	able a window of ency inputs (2, 4 that any edge cau vindow where the	and 8 kHz). This lsed by noise edge is expected PLL. This reduces -frequency	0 1		all edges for phas put edges outside	-
6	Not used.			-	-		



#### ADVANCED COMMUNICATIONS DATASHEET FINAL Address (hex): 76 (cont...) Register Name cnfg\_phasemon Description (R/W) Register to configure the **Default Value** 0000 0110 noise rejection function for low frequency inputs. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 phasemon\_en phmon\_PBO\_ phasemon\_limit ip noise window en Value Description Bit No. Description **Bit Value** 5 0 phasemon en Phase transient monitor disabled. Register bit to enable the phase transient monitor, 1 Phase transient monitor enabled. which monitors the phase error between the output of the DPLL and the reference input. With a low bandwidth setting, a phase transient on the input will be measured as a phase error by the phase transient monitor. As the DPLL tracks the input phase, this error will reduce as the phase is pulled in. If this measured error is beyond the limit specified in Bits [3:0] phasemon\_limit, then a phase monitor alarm will be raised. 4 phmon PBO en 0 Phase transient alarm will not trigger PBO. Register bit to enable a phase transient monitor Phase transient alarm will trigger PBO. 1 alarm to automatically trigger a Phase Build-out event. This 4-bit unsigned integer represents the amount [3:0] phasemon limit Register to set the limit for the phase transient of phase error required across the DPLL to cause the phase transient alarm, Reg. 08 Bit 5. The phase monitor. Although this limit is set in microseconds, the actual phase transient required to trigger the transient limit in time can be calculated by adding 7 alarm limit will depend on the rate of change of the to the value in the register, and multiplying by input phase and the bandwidth of the DPLL. With a 156.25 ns. This gives a range of 1094 ns to very low bandwidth and a relatively fast input phase 3437 ns. transient, the alarm will be triggered close to the programmed limit. With a slower phase transient or a higher bandwidth, the actual phase transient required to trigger the alarm will be much greater. This is because the monitor's reference is taken from the output of the DPLL and the phase error measured will always be reduced as the DPLL tracks the input phase.



#### FINAL

### Address (hex): 77

Register Name sts_current_pha [7:0]		hase Description		(RO) Bits [7:0] of the current phase register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			current_	phase[7:0]			
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	<i>current_phase</i> Bits [7:0] of the curre <i>sts_current_phase</i> [1		-	-	See Reg. 78 sts_	current_phase [	15:8] for details

#### Address (hex): 78

Register Name	sts_current_phase [15:8]		Description	• • •	(RO) Bits [15:8] of the current phase register.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			current_	_phase[15:8]			
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	<i>current_phase</i> Bits [15:8] of the curr register is used to rea detector of either the according to Reg. 4B is averaged in the ph made available.	ad either fro T0 DPLL or Bit 4 <i>T4_T0</i>	m the phase the T4 DPLL, _ <i>select</i> . The value	-	with the value This 16-bit valu integer. The va averaged value	is register should b in Reg. 77 sts_curi ue is a 2's complen lue multiplied by 0 e of the current pha easured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in

#### Address (hex): 79

Register Name	cnfg_phase_ala	arm_timeout	Description	(R/ W) Register long before a p raised on an in	Default Value	0011 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				timed	out_value		
Bit No.	Description			Bit Value	Value Description	on	
[7:6]	Not used.			-	-		



DATASHEET

## ADVANCED COMMUNICATIONS

Address (hex): 79 (cont...)

Register Name	cnfg_phase_alar	rm_timeout	Description	(R/ W) Register long before a p raised on an in		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				timed	out_value		
Bit No.	Description			Bit Value	Value Description	on	
[5:0]	the T0 DPLL is at input has been re is no way to mea	tempting to loc ejected due to a sure whether i longer selected n either remain -out after 128	a phase alarm, there t is good again, I by the DPLL. The n until reset by seconds, as	-	time before a pl input. The value seconds. This ti controlling state Pre-locked2 or I	ned integer repres nase alarm will be multiplied by 2 g me value is the tin machine will spe Phase-lost modes the selected inpu	raised on an ives the time in ne that the and in Pre-locked, before setting th

FINAL

#### Address (hex): 7A

Register Name	cnfg_sync_pulses		Description	Sync outputs av and TO11 and s	to configure the vailable from TO1 0 select the source nd 8 kHz outputs	Default Value	0000 0000
Bit 7	Bit 6	Bit 5 Bit 4		Bit 3	Bit 2	Bit 1	Bit 0
2k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descriptio	n	
7	2k_8k_from_T4 Register to select the and 8 kHz outputs av			0 1	2/8 kHz on TO1 - 2/8 kHz on TO1 -	•	
[6:4]	Not used.			-	-		
3	<i>8k_invert</i> Register bit to invert	the 8 kHz ou	tput from TO10.	0 1	8 kHz TO10 outp 8 kHz TO10 outp		
2	8k_pulse Register bit to enable to be either pulsed o must be enabled to u output TO10, and the be defined by the pe on TO3.	r 50:50 duty use "pulsed o en the pulse	cycle. Output TO3 output" mode on width on TO1 0 will	0 1	8 kHz TO10 outp 8 kHz TO10 outp	-	
1	<i>2k_invert</i> Register bit to invert	the 2 kHz ou	Itput from TO1 1.	0 1	2 kHz TO1 1 outp 2 kHz TO1 1 outp		



DATASHEET

ADVANCED COMMUNICATIONS

#### Address (hex): 7A (cont...)

legister Name	cnfg_sync_pulses		Description	(R/W) Register Sync outputs and and TO11 and for the 2 kHz and from T01 - TO7	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Descript	on	
0	2k pulse			0	2 kHz TO11 ou	tput not pulsed.	
	Register bit to enable to be either pulsed o must be enabled to u output TO10, and the be defined by the pe on TO3.	r 50:50 duty use "pulsed o en the pulse v	cycle. Output TO3 output" mode on width on TO1 1 will	1	2 kHz TO11 ou	put pulsed.	

FINAL

#### Address (hex): 7B

Register Name	cnfg_sync_phase	;	Description	behavior of the	to configure the synchronization frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description			Bit Value	Value Description	on	
7	Indep_FrSync/ Mi This allows the op		aintaining	0	MFrSync & FrSy other output clo	nc outputs are alv cks.	ways aligned with
	• •	rom the SYNC2k lignment to all c	ock outputs during ( input, or whether locks and so not	1	MFrSync & FrSy output clocks.	nc outputs are inc	lependent of othe
6	Sync_OC-N_rates This allows the S' OC-3 derived cloc between the FrSy	YNC2K input to s ks in order to m	aintain alignment	0	SYNC2K input.	sion. 6.48MHz she	is sampled with a
	allow a finer sam input of either 19	pling precision o	f the SYNC2K	1	Allows the SYNC 38.88 MHz inpu and output aligr the current cloc		Hz is used when IHz, otherwise
[5:2]	Not used.						



DATASHEET

### ADVANCED COMMUNICATIONS

## Address (hex): 7B (cont...)

Register Name	cnfg_sync_phase		Description	behavior of the	to configure the synchronization frame reference.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description			Bit Value	Value Description	on	
[1:0]	Sync_phase			00	On target.		
	Register to contro	ol the sampling c	of the external Sync	01	0.5 U.I. early		
	input. Nominally t	the falling edge	of the input is	10	1 U.I. late		
	aligned with the f The margin is ±0.		ne reference clock. rval).	11	0.5 U.I. late.		

FINAL

#### Address (hex): 7C

Register Name	cnfg_sync_monite	or	Description	(R/W) Register to configure the <b>Default Value</b> 00 <sup>-</sup> external Sync input monitor. It also has a bit to control the phase offset automatic ramping feature.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit 0		
ph_offset_ramp	5	Sync_monitor_lim	it		Sync_refer	ence_source			
Bit No.	Description			Bit Value	Value Description	ิวท			
7	ph_offset_ramp Register bit to for calibration, see R The calibration ro and puts the devi ramps the phase output and feedb phase offset to th Reg. 70 or 71., ho transparent to the phase offset visib	eg. 71, <i>Cnfg_Pha</i> utine is transpare ce in holdover wh offset to zero, res ack dividers and le current program oldover is then tur e outside with no	ase_Offset. ent to the outside hile it internally sets all internal then ramps the mmed value from rned off. All this is	bit is reset to 0 when this is complete. n s					
[6:4]	Sync_monitor_lin An alternative to a synchronize the o block to alarm wh not align with the input clock cycles UI of the selected does not occur wi be raised, see Re	nit allowing the exter outputs, is to use outputs, is to use output within a c s. This register de reference source thin this limit, the	the Sync monitor Sync input does ertain number of fines the limit in b. If the alignment	000 001 010 011 100 101 110 111	Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise Sync alarm raise	ed beyond $\pm 1$ UI. ed beyond $\pm 2$ UI. ed beyond $\pm 3$ UI. ed beyond $\pm 4$ UI. ed beyond $\pm 5$ UI. ed beyond $\pm 6$ UI. ed beyond $\pm 7$ UI. ed beyond $\pm 8$ UI.			



DATASHEET

## ADVANCED COMMUNICATIONS

### Address (hex): 7C (cont...)

Register Name	cnfg_sync_monit	tor	Description	(R/ W) Register to configure the <b>Default Value</b> 0010 external Sync input monitor. It also has a bit to control the phase offset automatic ramping feature.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1				
ph_offset_ramp		Sync_monitor_lir	nit		Sync_refe	rence_source			
Bit No.	Description			Bit Value	Value Description	on			
[3:0]	Sync_reference_	source		0000	Not used.				
	The external Syn	c reference can o	only be associated	0001	External Sync associated with input I1. External Sync associated with input I2.				
	with a particular	input reference.	When automatic	0010					
	external Sync en	abling is selected	d in Reg. 34 Bit 7,	0011	External Sync as	ssociated with inp	out I3.		
	the external Syno	• •		0100	•	ssociated with inp			
			is can be used to	0101	•	ssociated with inp			
	associate the Fra			0110		ssociated with inp			
	reference clock f	or master/slave	operation.	0111	•	ssociated with inp			
				1000	-	ssociated with inp			
				1001	•	ssociated with inp			
				1010	-	ssociated with inp			
				1011	•	ssociated with inp			
				1100	•	ssociated with inp			
				1101 1110		ssociated with inp			
				1111	Not used.	ssociated with inp	ut 114.		

FINAL

#### Address (hex): 7D

Register Name	cnfg_interrupt		Description	(R/W) Register to configure interrupt output.		Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					GPO_en	tristate_en	int_polarity
Bit No.	Description			Bit Value	Value Descript	on	
[7:3]	Not used.			-	-		
2	GPO en			0	Interrupt outpu	t pin used for inter	rupts.
	(Interrupt General Purpose Output). If the interrupt output pin is not required, then setting this bit will allow the pin to be used as a general purpose output. The pin will be driven to the state of the polarity control bit, <i>int_polarity</i> .			1	Interrupt outpu	t pin used for GPO	purpose.
1	<i>tristate_en</i> The interrupt can b connected directly with other sources	to a processor,		0 1		ways driven when i Ily driven when act en inactive.	

# SEMTECH

# ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

## Address (hex): 7D (cont...)

Register Name	cnfg_interrupt		Description	(R/W) Register interrupt output	0	Default Value	0000 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					GPO_en	tristate_en	int_polarity
Bit No.	Description			Bit Value	Value Descript	lion	
0	<i>int_polarity</i> The interrupt pin ca <i>High</i> or <i>Low</i> .	an be configur	ed to be active	0 1	interrupt.	n driven <i>Low</i> to indi in driven <i>High</i> to ind	

FINAL

#### Address (hex): 7E

Register Name	ter Name cnfg_protection Description		Description	(R/W) Protection register to protect against erroneous software writes.		Default Value	1000 0101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			protecti	on_value			
Bit No.	Description			Bit Value	Value Description	l	
[7:0]	<i>protection_value</i> This register can be software writes a sp			0000 0000 - 1000 0100	Protected mode.		
	before being able to device. Three mode		•	1000 0101	Fully unprotected.		
	(i) protected (ii) fully unprotected	d		1000 0110	Single unprotecte	d.	
	(iii) single unprotect When protected, not be written to. When register in the devic unprotected, only o the device automat	o other register I fully unprotec ce can be writte ne register can	ted, any writeable en to. When single be written before	1000 0111 – 1111 1111	Protected mode.		



#### Address (hex): 7F

Register Name	cnfg_uPsel		Description	(R/W)* Register value on the UPS following reset, a EPROM mode.	Default Value	0000 0000* *	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						upsel_value	
Bit No.	Description			Bit Value	Value Description	n	
[7:3]	Not used.			-	-		
[2:0]	on the UPSEL pin this is used to set interface. Followin further effect on t * In order that the EPROM and subs	s of the device a the mode of the ng power-up, the the microprocess e device can be " equently commu gister is program programmed in I e value loaded ir this register is en	e microprocessor se pins have no sor interface. booted" from an unicate with a mable in EPROM ocation 7F of the nto this register.	000 001 010 011 100 101 110 111 (value at reset)	Not used. Interface in EPF Interface in Mul Interface in Inte Interface in Mot Interface in Seri Not used. Not used.	tiplexed mode. I mode. orola mode.	

FINAL

# ACS8530 SETS



#### FINAL

ACS8530 SETS

#### **Electrical Specifications**

#### JTAG

The JTAG connections on the ACS8530 allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE 1149.1<sup>[5]</sup>, with the following minor exceptions, and the user should refer to the standard for further information.

- 1. The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- 2. In common with some other manufacturers, pin TRST is internally pulled *Low* to disable JTAG by default. The standard is to pull *High*. The polarity of TRST is as the standard: TRST *High* to enable JTAG boundary scan mode, TRST *Low* for normal operation.

The JTAG timing diagram is shown in Figure 22.

#### **Over-voltage Protection**

The ACS8530 may require Over-Voltage Protection on input reference clock ports according to ITU

Figure 22 JTAG Timing


recommendation K.41<sup>[16]</sup>. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

### **ESD** Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/2kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins except pins 24, 25, 26 and 27 (AMI I/Os) which are protected up to at least ±1 kV.

#### Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least  $\pm 100$  mA to JEDEC Standard No. 78 August 1997.



#### Table 30 JTAG Timing (for use with Figure 22)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t <sub>CYC</sub>	50	-	-	ns
TMS/ TDI to TCK rising edge time	t <sub>SUR</sub>	3	-	-	ns
TCK rising to TMS/ TDI hold time	t <sub>HT</sub>	23	-	-	ns
TCK falling to TDO valid	t <sub>DOD</sub>	-	-	5	ns



FINAL

DATASHEET

#### Maximum Ratings

Important Note: The Absolute Maximum Ratings, Table 31, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

#### Table 31 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDDa, VDDb, VDDc, VDDd, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VAMI+, VDD_DIFFa, VDD_DIFFb	V <sub>DD</sub>	-0.5	3.6	V
Power Supply (DC voltage) VDD5	V <sub>DD5</sub>	-	5.5	V
Input Voltage (non-supply pins)	V <sub>IN</sub>	-	5.5	V
Output Voltage (non-supply pins)	V <sub>OUT</sub>	-	5.5	V
Ambient Operating Temperature Range	T <sub>A</sub>	-40	+85	°C
Storage Temperature	T <sub>STOR</sub>	-50	+150	°C

#### **Operating Conditions**

#### Table 32Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (dc voltage) VDDa, VDDb, VDDc, VDDd, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VAMI+, VDD_DIFFa, VDD_DIFFb	V <sub>DD</sub>	3.0	3.3	3.6	V
Power Supply (DC voltage) VDD5	V <sub>DD5</sub>	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T <sub>A</sub>	-40	-	+85	°C
Supply Current (Typical - one 19 MHz output)	I <sub>DD</sub>	-	130	222	mA
Total Power Dissipation	P <sub>TOT</sub>	-	430	800	mW

#### **DC Characteristics**

#### Table 33 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	V <sub>IH</sub>	2	-	-	V
V <sub>IN</sub> Low	V <sub>IL</sub>	-	-	0.8	V
Input Current	I <sub>IN</sub>	-	-	10	μΑ



DATASHEET

Table 34 DC Characteristics: TTL Input Port with Internal Pull-up

#### Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	V <sub>IH</sub>	2	-	-	V
V <sub>IN</sub> Low	V <sub>IL</sub>	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I <sub>IN</sub>	-	-	120	μΑ

FINAL

#### Table 35 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	V <sub>IH</sub>	2	-	-	V
V <sub>IN</sub> Low	V <sub>IL</sub>	-	-	0.8	V
Pull-down Resistor	PD	25	-	95	kΩ
Input Current	I <sub>IN</sub>	-	-	120	μΑ

#### Table 36 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
$V_{OUT} Low (I_{OL} = 4 mA)$	V <sub>OL</sub>	0	-	0.4	V
V <sub>OUT</sub> High (I <sub>OL</sub> = 4 mA)	V <sub>OH</sub>	2.4	-	-	V
Drive Current	۱ <sub>D</sub>	-	-	4	mA

#### Table 37 DC Characteristics: PECL Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>Low</i> Voltage Differential Inputs (Note (ii))	V <sub>ILPECL</sub>	V <sub>DD</sub> -2.5	-	V <sub>DD</sub> -0.5	V
PECL Input <i>High</i> Voltage Differential Inputs (Note (ii))	VIHPECL	V <sub>DD</sub> -2.4	-	V <sub>DD</sub> -0.4	V
Input Differential Voltage	VIDPECL	0.1	-	1.4	V
PECL Input <i>Low</i> Voltage Single-ended Input (Note (iii))	VILPECL_S	V <sub>DD</sub> -2.4	-	V <sub>DD</sub> -1.5	V

Revision 3.02/ November 2005 © Semtech Corp.





FINAL

DATASHEET

Table 37 DC Characteristics: PECL Input/ Output Port (cont...)


Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Input <i>High</i> Voltage Single-ended Input (Note (iii))	$V_{ILPECL\_S}$	V <sub>DD</sub> -1.3	-	V <sub>DD</sub> -0.5	V
Input <i>High</i> Current Input Differential Voltage V <sub>ID</sub> = 1.4V	I <sub>IHPECL</sub>	-10	-	+10	μΑ
Input <i>Low</i> Current Input Differential Voltage V <sub>ID</sub> = 1.4V	IILPECL	-10	-	+10	μA
PECL Output Low Voltage (Note (iv))	VOLPECL	V <sub>DD</sub> -2.10	-	V <sub>DD</sub> -1.62	V
PECL Output High Voltage (Note (iv))	VOHPECL	V <sub>DD</sub> -1.25	-	V <sub>DD</sub> -0.88	V
PECL Output Differential Voltage (Note (iv))	VODPECL	580	-	900	mV

Notes: (i) Unused differential input ports should be left floating and set in LVDS mode, or the positive and negative inputs tied to V<sub>DD</sub> and GND respectively.

- (ii) Assuming a differential input voltage of at least 100 mV.
- (iii) Unused differential input terminated to V<sub>DD</sub>-1.4 V.
- (iv) With 50  $\varOmega$  load on each pin to V\_DD -2 V, i.e. 82  $\varOmega$  to GND and 130  $\varOmega$  to V\_DD.

Figure 23 Recommended Line Termination for PECL Input/Output Ports





#### FINAL

#### DATASHEET

ACS8530 SETS

Table 38 DC Characteristics: LVDS Input/Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Input Voltage Range Differential Input Voltage = 100 mV	V <sub>VRLVDS</sub>	0	-	2.40	V
LVDS Differential Input Threshold	V <sub>DITH</sub>	-100	-	+100	mV
LVDS Input Differential Voltage	VIDLVTSDS	0.1	-	1.4	V
LVDS Input Termination Resistance Must be placed externally across the LVDS $\pm$ input pins of ACS8530. Resistor should be 100 $\Omega$ with 5% tolerance	R <sub>TERM</sub>	95	100	105	Ω
LVDS Output <i>High</i> Voltage (Note (i))	V <sub>OHLVDS</sub>	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	V <sub>OLLVDS</sub>	0.885	-	-	V
LVDS Differential Output Voltage	V <sub>ODLVDS</sub>	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V <sub>DOSLVDS</sub>	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V <sub>OSLVDS</sub>	1.125	-	1.275	V


Note: (i) With 100  $\Omega$  load between the differential outputs.



FIN<u>AL</u>

DATASHEET

Figure 24 Recommended Line Termination for LVDS Input/Output Ports



#### DC Characteristics: AMI Input/ Output Port

(Across all operating Conditions, unless otherwise stated.)

The Alternate Mark Inversion (AMI) signal is DC balanced and consists of positive and negative pulses with a peak-to-peak voltage of  $2.0 \pm 0.2$  V.

The electrical specifications are taken from option a) of Table 2/G.703 - Digital 64 kbit/s centralized clock interface, from ITU G.703<sup>[6]</sup>.

The electrical characteristics of the 64 kbit/s interface are as follows:

Nominal bit rate: 64 kbit/s. The tolerance is determined by the network clock stability.

Table 39 DC Characteristics: AMI Input/Output Port

Across all operating conditions, unless otherwise stated

There should be a symmetrical pair carrying the composite timing signal (64 kHz and 8 kHz). The use of transformers is recommended.

Over-voltage protection requirement: refer to Recommendation K.41<sup>[16]</sup>

#### Code conversion rules:

The data signals are coded in AMI code with 100% duty cycle. The composite clock timing signals convey the 64 kHz bit-timing information using AMI coding with a 50 % to 70 % duty ratio and the 8 kHz octet phase information by introducing violations in the code rule. The structure of the signals and voltage level are shown in Figure 25, Figure 26 and Figure 27.

Parameter	Symbol	Minimum	Typical	Maximum	Units
Input Pulse Width	t <sub>PW</sub>	1.56	7.8	14.04	μs
Input Pulse Rise/ Fall Time	t <sub>R/F</sub>	-	-	5	μs
AMI Input Voltage High	V <sub>IH AMI</sub>	2.5	-	V <sub>DD</sub> + 0.3	V
AMI Input Voltage Middle	V <sub>VIM AMI</sub>	1.5	1.65	1.8	V
AMI Input Voltage Low	V <sub>VIL AMI</sub>	0	-	1.4	V




Table 39 DC Characteristics: AMI Input/Output Port (cont...)

Across all operating conditions, unless otherwise stated


Parameter	Symbol	Minimum	Typical	Maximum	Units
AMI Output Current Drive	IAMIOUT	-	-	20	mA
AMI Output <i>High</i> Voltage Output Current = 20 mA	V <sub>OH AMI</sub>	V <sub>DD</sub> - 0.16	-	-	V
AMI Output <i>Low</i> Voltage Output Current = 20 mA	V <sub>OL AMI</sub>	-	-	0.16	V
Nominal Test Load Impedance	R <sub>TEST</sub>	-	110	-	Ω
"Mark" Amplitude After Transformer	V <sub>MARK</sub>	0.9	1.0	1.1	V
"Space" Amplitude After Transformer	V <sub>SPACE</sub>	- 0.1	0	0.1	V

FINAL

#### Figure 25 Signal Structure of 64 kHz/8 kHz Central Clock Interface)



*Note...after suitable input/ output transformer (also see Figure 6/ G.703<sup>[6]</sup>)* 





FINAL

DATASHEET

ACS8530 SETS

Figure 26 AMI Input and Output Signal Levels

ADVANCED COMMUNICATIONS





Figure 27 Recommended Line Termination for AMI Input/Output Ports



Note... The AMI inputs I1 and I2 should be connected to the external AMI clock source by 470 nF coupling capacitor C1.

The AMI differential output T08POS/T08NEG should be coupled to a line transformer with a turns ratio of 3:1. Components C2 = 470 pF and C3 = 2 nF. If a transformer with a turns ratio of 1:1 is used, a 3:1 ratio potential divider  $R_{load}$  must be used to achieve the required 1 V p-p voltage level for the positive and negative pulses.

#### Jitter Performance

Output jitter generation measured over 60 second interval, UI p-p max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Note...This table is only for comparing the ACS8530 output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.



#### ADVANCED COMMUNICATIONS Table 40 Output Jitter Generation

# ACS8530 SETS

#### DATASHEET

Test Definition		Conditions	Jitter Spec	ACS8530 Jitter		
Specification	Filter	Bandwidth	l/ P Freq	Lock Mode	U	UI (TYP)
G813 <sup>[11]</sup> for 155 MHz o/ p option 1	65 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock	0.1 p-p	0.067 p-p
				8k lock		0.065 p-p
G813 <sup>[11]</sup> & G812 <sup>[10]</sup> for 2.048 MHz option 1	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 p-p	0.012 p-p
G813 <sup>[11]</sup> for 155 MHz o/ p option 2	12 kHz - 1.3 MHz	18 Hz	19 MHz	Direct lock/ 8k lock	0.1 р-р	0.072 p-p
	12 kHz - 1.3 MHz	8 Hz	19 MHz	Direct lock/ 8k lock	0.1 р-р	0.072 р-р
	12 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock/ 8k lock	0.1 р-р	0.078 р-р
	12 kHz - 1.3 MHz	2.5 Hz	19 MHz	Direct lock/ 8k lock	0.1 р-р	0.078 р-р
	12 kHz - 1.3 MHz	1.2 Hz	19 MHz	Direct lock/ 8k lock	0.1 р-р	0.078 р-р
	12 kHz - 1.3 MHz	0.6 Hz	19 MHz	Direct lock/ 8k lock	0.1 р-р	0.076 р-р
G812 <sup>[10]</sup> for 1.544 MHz o/ p	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.05 р-р	0.006 р-р
G812 <sup>[10]</sup> for 155 MHz electrical	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 p-p	0.118 р-р
G812 <sup>[10]</sup> for 155 MHz electrical	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.075 p-p	0.065 р-р
ETS-300-462-3 <sup>[3]</sup> for 2.048 MHz SEC o/ p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.5 р-р	0.012 р-р
ETS-300-462-3 <sup>[3]</sup> for 2.048 MHz SEC o/ p	49 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.2 р-р	0.012 р-р
ETS-300-462-3 <sup>[3]</sup> for 2.048 MHz SSU o/ p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 р-р	0.012 р-р
ETS-300-462-5 <sup>[4]</sup> for 155 MHz o/ p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 р-р	0.118 р-р
ETS-300-462-5 <sup>[4]</sup> for 155 MHz o/ p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 р-р	0.067 р-р
GR-253-CORE <sup>[17]</sup> net i/ f, 51.84 MHz o/ p	100 Hz - 0.4 MHz	4 Hz	19 MHz	8k lock	1.5 р-р	0.027 р-р
GR-253-CORE <sup>[17]</sup> net i/ f, 51.84 MHz o/ p	20 kHz to 0.4 MHz	4 Hz	19 MHz	8k lock	0.15 р-р	0.017 р-р
GR-253-CORE <sup>[17]</sup> net i/ f, 155 MHz o/ p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	1.5 р-р	0.118 р-р
GR-253-CORE <sup>[17]</sup> net i/ f, 155 MHz o/ p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.15 p-p	0.067 р-р
GR-253-CORE <sup>[17]</sup> cat II elect i/ f, 155 MHz	12 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 р-р	0.076 р-р
					0.01 rms	0.006 rms
GR-253-CORE <sup>[17]</sup> cat II elect i/ f, 51.84 MHz	12 kHz - 400 kHz	4 Hz	19 MHz	8k lock	0.1 р-р	0.018 p-p
					0.01 rms	0.003 rms
GR-253-CORE <sup>[17]</sup> DS1 i/ f, 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.1 р-р	0.001 p-p
					0.01 rms	<0.001 rms
AT&T 62411 <sup>[2]</sup> for 1.544 MHz	10 Hz - 8 kHz	4 Hz	1.544 MHz	8k lock	0.02 rms	<0.001 rms

Revision 3.02/November 2005 © Semtech Corp.



# ADVANCED COMMUNICATIONS

#### FINAL

#### DATASHEET

Table 40 Output Jitter Generation

Test Definition		Conditions	Jitter Spec	ACS8530 Jitter		
Specification	Filter	Bandwidth	l/ P Freq	Lock Mode	UI	UI (TYP)
AT&T 62411 <sup>[2]</sup> for 1.544 MHz	8 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 <sup>[2]</sup> for 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms
AT&T 62411 <sup>[2]</sup> for 1.544 MHz	Broadband	4 Hz	1.544 MHz	8k lock	0.05 rms	<0.001 rms
G-742 <sup>[8]</sup> for 2.048 MHz	DC-100 kHz	4 Hz	2.048 MHz	8k lock	0.25 rms	0.012 rms
G-742 <sup>[8]</sup> for 2.048MHz	18 kHz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 р-р	0.012 p-p
G-736 <sup>[7]</sup> for 2.048MHz	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 р-р	0.012 p-p
GR-499-CORE <sup>[18]</sup> & G824 <sup>[14]</sup> for 1.544 MHz	10 Hz - 40kHz	4 Hz	1.544 MHz	8k lock	5.0 р-р	0.006 p-p
GR-499-CORE <sup>[18]</sup> & G824 <sup>[14]</sup> for 1.544 MHz	8 kHz - 40kHz	4 Hz	1.544 MHz	8k lock	0.1 р-р	0.006 p-p
GR-1244-CORE <sup>[19]</sup> for 1.544 MHz	> 10 Hz	4 Hz	1.544 MHz	8k lock	0.05 p-p	0.006 p-p

# SEMTECH

ACS8530 SETS

DATASHEET

## ADVANCED COMMUNICATIONS

FINAL

## Input/Output Timing

#### Figure 28 Input/Output Timing


Input/ Output	Delay
8 kHz input	+8.2 ± 1.5 ns
8 kHz output	+0.2 ± 1.3 IIS
6.48 MHz input	+4.7 ± 1.5 ns
6.48 MHz output	+4.7 ± 1.5 115
19.44 MHz input	+4.3 ± 1.5 ns
19.44 MHz output	11.0 2 1.0 10
25.92 MHz input	+4.7 ± 1.5 ns
25.92 MHz output	TT./ ± 1.0 113
38.88 MHz input	+4.6 ± 1.5 ns
38.88 MHz output	11.0 2 1.0 10
51.84 MHz input	+3.0 ± 1.5 ns
51.84 MHz output	10.0 2 1.0 10
77.76 MHz input	+5.3 ± 1.5 ns
77.76 MHz output	TO .0 ± 1.0 H3
155.52 MHz input	+5.3 ± 1.5 ns
155.52 MHz output	F0.0 ± 1.0 Ha

Output			ase Alignment Iment switched
MFrSync (2 kHz)			
FrSync (8 kHz)		-1.2 ± 0.5 ns	
8 kHz		-0.4 ± 0.5 ns	
2 kHz	→	-0.0 ± 0.5 ns	
DS1 (1.544 MHz)		-1.2 ± 1.25 ns	
E1 (2.048 MHz)		-1.2 ± 1.25 ns	
DS3 (44.736 MHz)		-3.75 ± 1.25 ns	
E3 (34.368 MHz)		-3.75 ± 1.25 ns	
6.48 MHz	⊐	-3.75 ± 1.25 ns	
19.44 MHz		-3.75 ± 1.25 ns	
25.92 MHz	⊐	-3.75 ± 1.25 ns	
38.88 MHz		-3.75 ± 1.25 ns	
51.84 MHz		-3.75 ± 1.25 ns	
77.76 MHz		-3.75 ± 1.25 ns	
155.52 MHz		-3.75 ± 1.25 ns	
311.04 MHz		-3.75 ± 1.25 ns	F8525D_021IP_OPTiming_02
	•		



#### Package Information

#### Figure 29 LQFP Package



FINAL

- The top package body may be smaller than the bottom package body by as much as 0.15 mm.
- 2 To be determined at seating plane.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side.

   D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- A Details of pin 1 identifier are optional but will be located within the zone indicated.
- 5 Exact shape of corners can vary.
- 6 A1 is defined as the distance from the seating plane to the lowest point of the package body.
- These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 8 Shows plating.

 Table 41
 100 Pin LQFP Package Dimension Data (for use with Figure 29)

100 LQFP Package Dimensions in mm	D/ E	D1/ E1	A	A1	A2	e	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	b1	С	c1
Min.	-	-	1.40	0.05	1.35	-	11 <sup>0</sup>	11 <sup>0</sup>	0 <sup>0</sup>	0 <sup>0</sup>	80.0	0.08	0.45	-	0.20	0.17	0.17	0.09	0.09
Nom.	16.00	14.00	1.50	0.10	1.40	0.50	12º	12 <sup>0</sup>	-	3.5°	-	-	0.60	1.00 (ref)	-	0.22	0.20	-	-
Max.	-	-	1.60	0.15	1.45	-	13º	13º	-	7 <sup>0</sup>	-	0.20	0.75	-	-	0.27	0.23	0.20	0.16



EMTECH


FINAL

DATASHEET

#### Thermal Conditions

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.

#### Figure 30 Typical 100 Pin LQFP Footprint



F8530D\_030QFNFootprt100\_02

Notes: (i) Solderable to this limit.

*(ii)* Square package - dimensions apply in both X and Y directions.

(iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.



**Application Information** 


ADVANCED COMMUNICATIONS

FINAL

DATASHEET

ACS8530 SETS

Figure 31 Simplified Application Schematic



Revision 3.02/ November 2005 © Semtech Corp.

DATASHEE



#### ADVANCED COMMUNICATIONS

#### A

Abbrevia	tions
AMI	Alternate Mark Inversion
APLL	Analogue Phase Locked Loop
BITS	Building Integrated Timing Supply
DFS	Digital Frequency Synthesis
DPLL	Digital Phase Locked Loop
DS1	1544 kbit/s interface rate
DTO	Discrete Time Oscillator
E1	2048 kbit/s interface rate
I/ O	Input - Output
LOF	Loss of Frame Alignment
LOS	Loss Of Signal
LQFP	Low profile Quad Flat Pack
LVDS	Low Voltage Differential Signal
MTIE	Maximum Time Interval Error
NE	Network Element
OCXO	Oven Controlled Crystal Oscillator
PBO	Phase Build-out
PDH	Plesiochronous Digital Hierarchy
PECL	Positive Emitter Coupled Logic
PFD	Phase and Frequency Detector
PLL	Phase Locked Loop
POR	Power-On Reset
ppb	parts per billion
ppm	parts per million
р-р	peak-to-peak
R/W	Read/Write
rms	root-mean-square
RO	Read Only
RoHS	Restrictive Use of Certain Hazardous Substances (directive)
SDH	Synchronous Digital Hierarchy
SEC	SDH/ SONET Equipment Clock
SETS	Synchronous Equipment Timing source
SONET	Synchronous Optical Network
SSU	Synchronization Supply Unit
STM	Synchronous Transport Module
TDEV	Time Deviation
TCXO	Temperature Compensated Crystal

## References

FINAL

[1] ANSI T1.101-1999 (1999) Synchronization Interface Standard

[2] AT & T 62411 (12/1990) ACCUNET® T1.5 Service description and Interface Specification

[3] ETSI ETS 300 462-3, (01/1997) Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization networks

[4] ETSI ETS 300 462-5 (09/1996) Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment

[5] IEEE 1149.1 (1990) Standard Test Access Port and Boundary-Scan Architecture

[6] ITU-T G.703 (10/1998) (Physical/ electrical characteristics of hierarchical digital interfaces

[7] ITU-T G.736 (03/1993) Characteristics of a synchronous digital multiplex equipment operating at 2048 kbit/s

[8] ITU-T G.742 (1988) Second order digital multiplex equipment operating at 8448 kbit/s, and using positive justification

[9] ITU-T G.783 (10/2000) Characteristics of synchronous digital hierarchy (SDH) equipment functional blocks

[10] ITU-T G.812 (06/1998) Timing requirements of slave clocks suitable for use as node clocks in synchronization networks

[11] ITU-T G.813 (08/1996) Timing characteristics of SDH equipment slave clocks (SEC)

[12] ITU-T G.822 (11/1988) Controlled slip rate objectives on an international digital connection

[13] ITU-T G.823 (03/2000) The control of jitter and wander within digital networks which are based on the 2048 kbit/s hierarchy

Oscillator


Unit Interval

Waste Electrical and Electronic

Equipment (directive)

UI

WEEE





#### [14] ITU-T G.824 (03/2000)

The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy

#### [15] ITU-T G.825 (03/2000)

The control of jitter and wander within digital networks which are based on the Synchronous Digital Hierarchy (SDH)

#### [16] ITU-T K.41 (05/1998)

Resistibility of internal interfaces of telecommunication centres to surge overvoltages

[17] Telcordia GR-253-CORE, Issue 3 (09/2000) Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria

[18] Telcordia GR-499-CORE, Issue 2 (12/1998) Transport Systems Generic Requirements (TSGR) Common requirements

[19] Telcordia GR-1244-CORE, Issue 2 (12/2000) Clocks for the Synchronized Network: Common Generic Criteria

#### Trademark Acknowledgements

FINAL

Semtech and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET<sup>®</sup> is a registered trademark of AT & T.

AMD is a registered trademark of Advanced Micro Devices, Inc.

C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.

DATASHEET



## ADVANCED COMMUNICATIONS

#### **Revision Status/ History**

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be DRAFT, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. DRAFT status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design. The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design. The datasheet is only raised to FINAL status after

the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 3.02) of the ACS8530 datasheet. Changes made for this document revision are given in Table 42, together with a brief summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Aways use the current version of the datasheet.

#### Table 42 Revision History

Revision	Reference	Description of changes
1.00/ February 2002	See particular revision	Initial datasheet and minor revisions at Preliminary status
1.01/ February 2002		Refer to particular release for changes made for that release.
1.02/ March 2002		
1.03/ March 2002		
1.04/ April 2002		
1.05/ April 2002		
1.06/ May 2002		First public release (Preliminary).
1.07/ June 2002		Minor update.
1.08/ January 2003		Minor update.
2.00/ January 2003		Major revision, first at FINAL status and completely revised.
3.00/ September 2003		Major revision.
3.01/October 2003		Minor revision
3.02/ November 2005	Regs: 1D, 3C, 3D, 63, 64, 65 and 79	Register description updated.
	Figures 23, 24 and 30	Figures updated.
	Page 21	"patent -pending" reference updated to "patented".
	Figure 5	Title change and note added to Figure.
	Table 31	New row added for VDD5.
	Figure 19 and pin 68 (Table 2)	References added such that $A(1) = CLKE$ in serial mode.
	Back page	Former US mailing address removed. (Mail now delivered to main address).
	Trademark Acknowledgements and Revision Status/ History	Sections updated.
	Front page bullets, back page Ordering Information and Abbreviations sections	References to availability of a lead (Pb)-free packaged version (ACS8530T) added.

FINAL



Notes

ADVANCED COMMUNICATIONS

FINAL

ACS8530 SETS



FINAL

Table 43 Parts List

Ordering Information

Part Number Description					
ACS8530	SETS Synchronous Equipment Timing Source for Stratum 2/3E Systems				
ACS8530T	Lead (Pb)-free packaged version of ACS8530; RoHS and WEEE compliant.				

#### Disclaimers

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change-Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

#### Contacts

For Additional Information, contact the following:

#### Semtech Corporation Advanced Communications Products

- E-mail: sales@semtech.com acsupport@semtech.com
- Internet: <u>http://www.semtech.com</u>
- USA: 200 Flynn Road, Camarillo, CA 93012-8790 Tel: +1 805 498 2111, Fax: +1 805 498 3804
- FAR EAST: 11F, No. 46, Lane 11, Kuang Fu North Road, Taipei, R.O.C. Tel: +886 2 2748 3380 Fax: +886 2 2748 3390
- EUROPE: Semtech Ltd., Units 2 and 3, Park Court, Premier Way, Abbey Park Industrial Estate, Romsey, Hampshire, SO51 9DN Tel: +44 (0)1794 527 600 Fax: +44 (0)1794 527 601



