

# FQB32N12V2/FQI32N12V2

# 120V N-Channel MOSFET


## **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for DC to DC converters, sychronous rectification, and other applications lowest Rds(on) is required.

#### **Features**

- 32A, 120V,  $R_{DS(on)}$  = 0.05 $\Omega$  @V  $_{GS}$  = 10 V Low gate charge ( typical 41 nC)
- Low Crss (typical 70 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability







# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQB32N12V2/FQI32N12V2	Units V	
V <sub>DSS</sub>	Drain-Source Voltage		120		
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25	°C)	32	Α	
	- Continuous (T <sub>C</sub> = 10	0°C)	23	Α	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	128	Α	
V <sub>GSS</sub>	Gate-Source Voltage		± 30	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	439	mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	32	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	15	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns	
D	Power Dissipation ( $T_A = 25^{\circ}C$ ) *  Power Dissipation ( $T_C = 25^{\circ}C$ )		3.75	W	
$P_{D}$			150	W	
	- Derate above 25°C		1	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +175	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

# **Thermal Characteristics**

Symbol	ymbol Parameter		Max	Units	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.0	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W	

<sup>\*</sup> When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	120			V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		0.14		V/°C
I <sub>DSS</sub>	7 0	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V			1	μΑ
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 96 V, T <sub>C</sub> = 150°C			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	racteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A		0.043	0.05	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 40 V, I <sub>D</sub> = 16 A (Note 4)		25		S
C <sub>iss</sub> C <sub>oss</sub>	Input Capacitance Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		1430 310	1860 405	pF pF
	Output Capacitance			310	405	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			70	90	pF
Switchi	ing Characteristics					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 60 V, I <sub>D</sub> = 32 A,		16	42	ns
t <sub>r</sub>	Turn-On Rise Time	$R_G = 25 \Omega$		190	390	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	g		114	238	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4, 5)		158	326	ns
Qg	Total Gate Charge	V <sub>DS</sub> = 96 V, I <sub>D</sub> = 32 A,		41	53	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V		8		nC
Q <sub>gd</sub>	Gate-Drain Charge	(Note 4, 5)		18		nC
Drain-S	Source Diode Characteristics a	nd Maximum Ratings				
l <sub>S</sub>	Maximum Continuous Drain-Source Did			32	Α	
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode F	ım Pulsed Drain-Source Diode Forward Current			128	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 32 A			1.4	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 32 A,		123		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F / dt = 100 \text{ A/}\mu\text{s}$ (Note 4)		0.54		μС

- $\label{eq:Notes:Delta:$

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

Rev. A, December 2003

©2003 Fairchild Semiconductor Corporation









Figure 7. Breakdown Voltage Variation vs Temperature

Figure 8. On-Resistance Variation vs Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve

©2003 Fairchild Semiconductor Corporation Rev. A, December 2003


# **Gate Charge Test Circuit & Waveform**




# **Resistive Switching Test Circuit & Waveforms**





# **Unclamped Inductive Switching Test Circuit & Waveforms**




## Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet series™	LittleFET™	Power247™	SuperSOT™-3
ActiveArray™	FAST <sup>®</sup>	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-6
Bottomless™	FASTr™	MicroFET™	QFET™	SuperSOT™-8
CoolFET™	FRFET™	MicroPak™	QS™	SyncFET™
$CROSSVOLT^{\text{TM}}$	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics™	TinyLogic <sup>®</sup>
DOME™	GTO™	MSX™	Quiet Series™	TINYOPTO™
EcoSPARK™	HiSeC™	MSXPro™	RapidConfigure™	TruTranslation™
E <sup>2</sup> CMOS™	I <sup>2</sup> C <sup>TM</sup>	OCXTM	RapidConnect™	UHC™
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	UltraFET®
FACT™	ISOPLANAR™	OPTOLOGIC <sup>®</sup>	SMART START™	VCX™
Across the board.	Around the world.™	OPTOPLANAR™	SPM™	
The Power Franc	hise™	PACMAN™	Stealth™	
Programmable Ad	ctive Droop™	POP™	SuperFET™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2003 Fairchild Semiconductor Corporation Rev. 16

Search:

Go

Home >> Find products >>

# **FQB32N12V2**

120V N-Channel Advanced QFET V2 series

#### **Contents**

General description

Qualification Support

- Features
- Product status/pricing/packaging
- Order Samples

#### **General description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for DC to DC converters, sychronous rectification, and other applications lowest Rds(on) is required.

# BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

#### **Related Links**

Request samples

How to order products

**Product Change Notices** (PCNs)

Support

Sales support

Quality and reliability

Design center

### back to top

#### **Features**

- 32 A, 120V
  - $\circ$  R<sub>DS(on)</sub> = 0.05 $\Omega$  @ V<sub>GS</sub> = 10V
- Low gate charge (typical 41 nC)
- Low Crss (typical 70 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

#### back to top

Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
FQB32N12V2TM	Full Production	Full Production	\$1.62	TO-263(D2PAK)	2	TAPE REEL	Line 1: <b>\$Y</b> (Fairchild logo) & <b>Z</b> (Asm. Plant Code) & <b>4</b> (4-Digit Date Code) Line 2: FQB Line 3: 32N12V2

<sup>\*</sup> Fairchild 1,000 piece Budgetary Pricing

<sup>\*\*</sup> A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a <u>Fairchild distributor</u> to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FQB32N12V2 is available. Click here for more information.

## back to top

## **Qualification Support**

Click on a product for detailed qualification data



#### back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |