Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MCF52277 Rev. 8, 09/2009

MCF52277

24 mm x 24 mm

MAPBGA–196 15mm x 15mm

MCF5227x ColdFire® Microprocessor Data Sheet

Features

- Version 2 ColdFire® Core with EMAC
- Up to 159 Dhrystone 2.1 MIPS @ 166.67 MHz
- 8 Kbytes configurable cache (instruction only, data only, or split instruction/data)
- 128 Kbytes internal SRAM
- Support for booting from SPI-compatible flash, EEPROM, and FRAM devices
- Crossbar switch technology (XBS) for concurrent access to peripherals or RAM from multiple bus masters
- 16 channel DMA controller
- 16- or 32-bit SDR/DDR controller
- USB 2.0 On-the-Go controller
- Liquid crystal display controller with support up to 800×600 pixels
- ADC and touchscreen controller
- FlexCAN module
- 4 32-bit timers with DMA support
- DMA supported serial peripheral interface (DSPI)
- 3 UARTs
- I^2C bus interface
- Synchronous serial interface (SSI)
- Plus-width modulator (PWM)
- Real-time clock (RTC)
- Two programmable interrupt controllers (PIT)

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

© Freescale Semiconductor, Inc., 2009. All rights reserved.

Table of Contents

JTAG – Joint Test Action Group interface

1 MCF5227x Family Comparison

The following table compares the various device derivatives available within the MCF5227*x* family.

Table 1. MCF5227x Family Configurations

2 Ordering Information

Table 2. Orderable Part Numbers

Freescale Part Number	Description	Package	Speed	Temperature
MCF52274CLU120	MCF52274 RISC Microprocessor	176 LOFP	120 MHz	-40° to +85 $^{\circ}$ C
MCF52277CVM160	MCF52277 RISC Microprocessor	196 MAPBGA	166.67 MHz	-40° to +85 $^{\circ}$ C

3 Hardware Design Considerations

3.1 PLL Power Filtering

To further enhance noise isolation, an external filter is strongly recommended for PLL analog V_{DD} pins. The filter shown in [Figure 2](#page-4-4) should be connected between the board V_{DD} and the PLLV_{DD} pins. The resistor and capacitors should be placed as close to the dedicated PLLV_{DD} pin as possible.

Figure 2. System PLL V_{DD} Power Filter

3.2 USB Power Filtering

To minimize noise, external filters are required for each of the USB power pins. The filter shown in [Figure 3](#page-4-5) should be connected between the board EV_{DD} and the $USBV_{DD}$ pin. The resistor and capacitors should be placed as close to the dedicated $USBV_{DD}$ pin as possible.

Figure 3. USB V_{DD} Power Filter

NOTE

In addition to the above filter circuitry, a 0.01 F capacitor is also recommended in parallel with those shown.

Hardware Design Considerations

3.3 ADC Power Filtering

To minimize noise, an external filters is required for the ADCV_{DD} power pin. The filter shown in [Figure 4](#page-5-4) should be connected between the board EV_{DD} and the $ADCV_{DD}$ pin. The resistor and capacitors should be placed as close to the dedicated $ADCV_{DD}$ pin as possible.

Figure 4. ADC V_{DD} Power Filter

3.4 Supply Voltage Sequencing

The relationship between SDV_{DD} and EV_{DD} is non-critical during power-up and power-down sequences. Both SDV_{DD} (2.5V or 3.3V) and EV_{DD} are specified relative to IV_{DD} .

3.4.1 Power Up Sequence

If EV_{DD}/SDV_{DD} are powered up with IV_{DD} at 0 V, then the sense circuits in the I/O pads will cause all pad output drivers connected to the EV_{DD}/SDV_{DD} to be in a high impedance state. There is no limit on how long after EV_{DD}/SDV_{DD} powers up before IV_{DD} must powered up. IV_{DD} should not lead the EV_{DD} , SDV_{DD} or PLLV_{DD} by more than 0.4 V during power ramp-up, or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 500 us to avoid turning on the internal ESD protection clamp diodes.

3.4.2 Power Down Sequence

If $IV_{DD}/PLLV_{DD}$ are powered down first, then sense circuits in the I/O pads will cause all output drivers to be in a high impedance state. There is no limit on how long after IV_{DD} and $PLLV_{DD}$ power down before EV_{DD} or SDV_{DD} must power down. IV_{DD} should not lag EV_{DD}, SDV_{DD}, or PLLV_{DD} going low by more than 0.4 V during power down or there will be undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is as follows:

- 1. Drop $IV_{DD}/PLLV_{DD}$ to 0 V.
- 2. Drop EV_{DD}/SDV_{DD} supplies.

Hardware Design Considerations

3.5 Power Consumption Specifications

All application power consumption data is lab data measured on an M52277EVB running the Freescale Linux BSP.

Table 3. MCF52277 Application Power Consumption¹

¹ All voltage rails at nominal values: $IV_{DD} = 1.5$ V, $EV_{DD} = 3.3$ V, and SDV_{DD} = 1.8 V.

Figure 5. Power Consumption in Various Applications

All current consumption data is lab data measured on a single device using an evaluation board. [Table 4](#page-6-1) shows the typical power consumption in low-power modes. These current measurements are taken after executing a STOP instruction.

Table 4. Current Consumption in Low-Power Modes1,2

			System Frequency			
Mode	Voltage Supply	80MHz	64MHz	48MHz	32MHz	4MHz (LIMP mode)
RUN	IV_{DD} (mA)	75.1	62.7	49.2	36.6	3.5
	Power (mW)	112.65	94.05	73.80	54.90	5.25
WAIT	IV_{DD} (mA)	61.9	52.8	42.0	31.7	2.9
	Power (mW)	92.85	79.20	63.00	47.55	4.35

Hardware Design Considerations

Mode	Voltage Supply	80MHz	64MHz	48MHz	32MHz	4MHz (LIMP mode)
DOZE	$IVDD$ (mA)	57.0	48.8	38.9	29.7	2.7
	Power (mW)	85.50	73.20	58.35	44.55	4.05
STOP 0	$IVDD$ (mA)	16.1	15.1	13.4	12.5	1.3
	Power (mW)	24.15	22.65	20.10	18.75	1.95
STOP ₁	$IVDD$ (mA)	15.9	14.9	13.2	12.4	1.3
	Power (mW)	23.85	22.35	19.80	18.60	1.95
STOP ₂	$IVDD$ (mA)	1.8	1.8	1.8	1.8	1.3
	Power (mW)	2.70	2.70	2.70	2.70	1.95
STOP 3	IV_{DD} (mA)	0.5	0.5	0.5	0.5	0.5
	Power (mW)	0.75	0.75	0.75	0.75	0.75

Table 4. Current Consumption in Low-Power Modes1,2 (continued)

¹ All values are measured on an M52277EVB with nominal core voltage(IV_{DD} = 1.5 V). Tests performed at room temperature. All peripheral clocks on prior to entering low-power mode

² Refer to the Power Management chapter in the MCF52277 Reference Manual for more information on low-power modes.

Figure 6. IV_{DD} Power Consumption in Low-Power Modes

4.1 Signal Multiplexing

The following table lists all the MCF5227*x* pins grouped by function. The direction column is the direction for the primary function of the pin only. Refer to [Section 4, "Pin Assignments and Reset States,](#page-8-0)" for package diagrams. For a more detailed discussion of the MCF5227*x* signals, consult the *MCF52277 Reference Manual* (MCF52277RM).

NOTE

In this table and throughout this document a single signal within a group is designated without square brackets (i.e., FB_A23), while designations for multiple signals within a group use brackets (i.e., FB_A[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

NOTE

The primary functionality of a pin is not necessarily its default functionality. Most pins that are muxed with GPIO will default to their GPIO functionality. See Table 5 for a list of the exceptions.

Table 5. Special-Case Default Signal Functionality

Pin	Default Signal
FB_BE/BWE[3:0]	FB_BE/BWE[3:0]
$\overline{FB_CS}$ [3:0]	FB_C S [3:0]
FB OE	FB OE
FB _{TA}	FB TA
FB_R \overline{W}	FB R/\overline{W}
FB_TS	FB_TS

Ξ ┑

Table 6. MCF5227x Signal Information and Muxing (continued)

Table 6. MCF5227x Signal Information and Muxing (continued)

Table 6. MCF5227x Signal Information and Muxing (continued)

¹ Pull-ups are generally only enabled on pins with their primary function, except as noted.

² Refers to pin's primary function.
³ Enabled only in oscillator bypass

³ Enabled only in oscillator bypass mode (internal crystal oscillator is disabled).

⁴ GPIO functionality is determined by the edge port module. The GPIO module is only responsible for assigning the alternate functions.

 5 Pull-up when \overline{DREG} controls the pin.

⁶ The 176 LQFP device only supports a 12-bit LCD data bus.

⁷ DSPI or SBF signal functionality is controlled by RESET. When asserted, these pins are configured for serial boot; when negated, the pins are configured for DSPI.

⁸ Pull-up when the serial boot facility (SBF) controls the pin.

9 If JTAG_EN is asserted, these pins default to alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

4.2 Pinout—176 LQFP

The pinout for the MCF52274 package is shown below.

4.3 Pinout—196 MAPBGA

The pinout for the MCF52277 package is shown below.

Figure 8. MCF52277 Pinout (196 MAPBGA)

5 Electrical Characteristics

This document contains electrical specification tables and reference timing diagrams for the MCF5227x microprocessor. This section contains detailed information on DC/AC electrical characteristics and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this MCU document supersede any values found in the module specifications.

5.1 Maximum Ratings

Table 7. Absolute Maximum Ratings1, ²

¹ Functional operating conditions are given in [Section 5.4, "DC Electrical Specifications](#page-17-1)." Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.

 2 This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or EV_{DD}).

3 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁴ All functional non-supply pins are internally clamped to V_{SS} and EV_{DD} .
⁵ Power supply must maintain requlation within operating EV_{DS} range du

Power supply must maintain regulation within operating EV_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{in} > EV_{DD}) is greater than I_{DD} , the injection current may flow out of EV_{DD} and could result in external power supply going out of regulation. Insure external EV_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power (ex; no clock). Power supply must maintain regulation within operating EV_{DD} range during instantaneous and operating maximum current conditions.

5.2 Thermal Characteristics

Table 8. Thermal Characteristics

θ_{JA}, θ_{JMA} and Ψ_{it} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JmA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{it} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

² Per JEDEC JESD51-6 with the board horizontal.

³ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁴ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁵ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature (T_J) in C can be obtained from:

$$
T_J = T_A + (P_D \times \Theta_{JMA})
$$
 Eqn. 1

Where:

1

 T_A = Ambient Temperature, $^{\circ}C$ Q_{JMA} = Package Thermal Resistance, Junction-to-Ambient, $°C/W$ P_D = P_{INT} + $P_{T/O}$ P_{INT} = I_{DD} × IV_{DD} , Watts - Chip Internal Power $P_{I/O}$ = Power Dissipation on Input and Output Pins - User Determined

For most applications $P_{I/O}$ < P_{INT} and can be ignored. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$
P_D = \frac{K}{(T_J + 273 \, ^\circ\text{C})} \qquad \qquad \text{Eqn. 2}
$$

Solving equations 1 and 2 for K gives:

$$
K = P_D \times (T_A \times 273^\circ C) + Q_{JMA} \times P_D^2
$$
Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from [Equation 3](#page-16-2) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving [Equation 1](#page-16-3) and [Equation 2](#page-16-4) iteratively for any value of T_A .

5.3 ESD Protection

Characteristic	Symbol	Value						

Table 9. ESD Protection Characteristics1,2

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

 2 A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

5.4 DC Electrical Specifications

Table 10. DC Electrical Specifications

 1 Refer to the signals section for [p](#page-19-2)[in](#page-19-3)[s](#page-19-4) having weak internal pull-up devices.

 2 This parameter is characterized before qualification rather than 100% tested.

5.5 Oscillator and PLL Electrical Characteristics

Num	Characteristic	Symbol	Min	Max	Unit
13	Discrete load capacitance for XTAL Discrete load capacitance for EXTAL	$\mathtt{C_{L_XTAL}}$ C_{L_EXTAL}		$2 \times (C_1 -$ C_S $_{\text{XTAL}}$ – C_{S_EXTAL} $C_{\rm S\ PCB}$	pF
14	Frequency un-LOCK Range	t _{UL}	-4.0	4.0	% f_{sys}
15	Frequency LOCK Range	f_{LCK}	-2.0	2.0	% f_{sys}
17	CLKOUT period jitter $4, 5, 8$ measured at f _{sys} max Peak-to-peak jitter (Clock edge to clock edge) Long-term jitter	C_{jitter}		10 TBD	% f _{sys/2} % $f_{sys/2}$
19	VCO frequency ($f_{vco} = f_{ref} \times PFDR$)	t _{vco}	350	540	MHz

Table 11. PLL Electrical Characteristics (continued)

Although these are the allowable frequency ranges, do not violate the VCO frequency range of the PLL. See the MCF5227x Reference Manual for more details.

² The minimum system frequency is the minimum input clock divided by the maximum low-power divider (16 MHz \div 32,768). When the PLL is enabled, the minimum system frequency (f_{sys}) is 37.5 MHz.

 3 This parameter is guaranteed by characterization before qualification rather than 100% tested. Applies to external clock reference only.

- ⁴ Proper PC board layout procedures must be followed to achieve specifications.
- ⁵ This parameter is guaranteed by design rather than 100% tested.
- 6 This specification is the PLL lock time only and does not include oscillator start-up time..
- $\frac{7}{3}$ C_{S_PCB} is the measured PCB stray capacitance on EXTAL and XTAL.

8 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via PLL V_{DD}, EV_{DD}, and V_{SS} and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.

5.6 ASP Electrical Characteristics

[Table 12](#page-19-7) lists the electrical specifications for the ASP module.

Table 12. ASP Electrical Characteristics (continued)

 1 A least significant bit (lsb) is a unit of voltage equal to the smallest resolution of the ADC. This unit of measure approximately relates the error voltage to the observed error in conversion (code error), and is useful for systemic errors such as differential non-linearity. A 2.56-V input on an ADC with ± 3 lsb of error could read between 0x1FD and 0x203. This unit is by far the most common terminology and will be the preferred unit used for error representation.

A bit is a unit equal to the log (base2) of the error voltage normalized to the resolution of the ADC. An error of N bits corresponds to 2^N lsb of error. This measure is easily confused with lsb and is hard to extrapolate between integer values.

5.7 External Interface Timing Specifications

5.7.1 FlexBus

A multi-function external bus interface called FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 66MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices a simple chip-select based interface can be used.

All processor bus timings are synchronous; that is, input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data will be latched or driven onto the external bus, relative to the Flexbus output clock, FB_CLK. All other timing relationships can be derived from these values.

Table 13. FlexBus AC Timing Specifications

 1 Timing for chip selects only applies to the $\overline{\text{FB_CS}}$ [5:0] signals. Please see Section 5.7.2.2, "DDR SDRAM AC Timing [Specifications](#page-24-0)," for SD_CS[3:0] timing.

 2 The FlexBus supports programming an extension of the address hold. Please consult the device reference manual for more information.

NOTE

The processor drives the data lines during the first clock cycle of the transfer with the full 32-bit address. This may be ignored by standard connected devices using non-multiplexed address and data buses. However, some applications may find this feature beneficial.

The address and data busses are muxed between the FlexBus and SDRAM controller. At the end of the read and write bus cycles the address signals are indeterminate.

Figure 9. FlexBus Read Timing

5.7.2 SDRAM Bus

The SDRAM controller supports accesses to main SDRAM memory from any internal master. It supports either standard SDRAM or double data rate (DDR) SDRAM, but it does not support both at the same time.

5.7.2.1 SDR SDRAM AC Timing Specifications

The following timing numbers indicate when data will be latched or driven onto the external bus, relative to the memory bus clock, when operating in SDR mode on write cycles and relative to SD_DQS on read cycles. The device's SDRAM controller is a DDR controller that has an SDR mode. Because it is designed to support DDR, a DQS pulse must still be supplied to the device for each data beat of an SDR read. The processor accomplishes this by asserting a signal named SD_SDR_DQS during read cycles. Care must be taken during board design to adhere to the following guidelines and specs with regard to the SD_SDR_DQS signal and its usage.

Table 14. SDR Timing Specifications

Table 14. SDR Timing Specifications (continued)

 1 The device supports same frequency of operation for both FlexBus and SDRAM clock operates as that of the internal bus clock. Please see the PLL chapter of the device reference manual for more information on setting the SDRAM clock rate.

² SD_CLK is one SDRAM clock in ns.

 3 Pulse width high plus pulse width low cannot exceed min and max clock period.

⁴ SD_SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation from this guideline is expected. SD_SDR_DQS will only pulse during a read cycle and one pulse will occur for each data beat.

 5 SD DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle variation from this guideline is expected. SD_DQS will only pulse during a read cycle and one pulse will occur for each data beat.

 6 The SD_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does not affect the memory controller.

 7 Since a read cycle in SDR mode still uses the DQS circuit within the device, it is critical that the data valid window be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens will result in successful SDR reads. The input setup spec is provided as guidance.

Figure 11. SDR Write Timing

Electrical Characteristics

5.7.2.2 DDR SDRAM AC Timing Specifications

When using the SDRAM controller in DDR mode, the following timing numbers must be followed to properly latch or drive data onto the memory bus. All timing numbers are relative to the two DQS byte lanes.

Table 15. DDR Timing Specifications (continued)

The frequency of operation is either 2x or 4x the FB_CLK frequency of operation. FlexBus and SDRAM clock operate at the same frequency as the internal bus clock.

² SD_CLK is one SDRAM clock in ns.

 3 Pulse-width high plus pulse-width low cannot exceed minimum or maximum clock period.

⁴ Command output valid should be one-half the memory bus clock (SD_CLK) plus some minor adjustments for process, temperature, and voltage variations.

⁵ This specification relates to the required input setup time of today's DDR memories. The device's output setup should be larger than the input setup of the DDR memories. If it is not larger, then the input setup on the memory will be in violation. MEM_DATA[31:24] is relative to MEM_DQS[3], MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to MEM_DQS[1], and MEM_DATA[7:0] is relative MEM_DQS[0].

 6 The first data beat will be valid before the first rising edge of DQS and after the DQS write preamble. The remaining data beats will be valid for each subsequent DQS edge.

 7 This specification relates to the required hold time of today's DDR memories. MEM_DATA[31:24] is relative to MEM_DQS[3], MEM_DATA[23:16] is relative to MEM_DQS[2], MEM_DATA[15:8] is relative to MEM_DQS[1], and MEM_DATA[7:0] is relative MEM_DQS[0].

⁸ Data input skew is derived from each DQS clock edge. It begins with a DQS transition and ends when the last data line becomes valid. This input skew must include DDR memory output skew and system-level board skew (due to routing or other factors).

 9 Data input hold is derived from each DQS clock edge. It begins with a DQS transition and ends when the first data line becomes invalid.

Figure 13. DDR Write Timing

Figure 14. DDR Read Timing

 1 The clock crossover voltage is only guaranteed when using the highest drive strength option for the SDCLK[1:0] and SDCLK[1:0] signals.

Figure 15. SD_CLK and SD_CLK Crossover Timing

5.8 General Purpose I/O Timing

Table 17. GPIO Timing¹

Num	Characteristic	Symbol	Min	Max	Unit
G1	FB_CLK High to GPIO Output Valid	^I CHPOV		10	ns
G2	FB_CLK High to GPIO Output Invalid	^I CHPOI	1.5		ns
G3	GPIO Input Valid to FB_CLK High	E PVCH	9		ns
G4	FB_CLK High to GPIO Input Invalid	^I CHPI	1.5		ns

¹ These general purpose specifications apply to the following signals: $\overline{\text{RQ}n}$, all UART signals, FlexCAN signals, PWM signals, \overline{DACKn} and \overline{DREQn} , and all signals configured as GPIO.

Figure 16. GPIO Timing

5.9 Reset and Configuration Override Timing

Table 18. Reset and Configuration Override Timing

 1 During low power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously to the system. Thus, RESET must be held a minimum of 100 ns.

Figure 17. RESET and Configuration Override Timing

NOTE

Refer to the CCM chapter of the *MCF52277 Reference Manual* for more information.

5.10 LCD Controller Timing Specifications

This sections lists the timing specifications for the LCD Controller.

Table 19. LCD_LSCLK Timing

Num	Characteristic	Min	Max	Unit
Τ1	LCD_LSCLK Period	25	2000	ns
T ₂	Pixel data setup time	11		ns
T3	Pixel data up time	11		ns

Note: The pixel clock is equal to LCD_LSCLK / (PCD + 1). When it is in CSTN, TFT, or monochrome mode with bus width = 1, LCD_LSCLK is equal to the pixel clock. When it is in monochrome with other bus width settings, LCD_LSCLK is equal to the pixel clock divided by bus width. The polarity of LCD_LSCLK and LCD_D signals can also be programmed.

Figure 18. LCD_LSCLK to LCD_D[17:0] timing diagram

Figure 19. 4/8/12/16/18 Bit/Pixel TFT Color Mode Panel Timing

Note: Ts is the LCD_LSCLK period. LCD_VSYNC, LCD_HSYNC, and LCD_OE can be programmed as active high or active low. In [Figure 19](#page-30-0), all 3 signals are active low. LCD_LSCLK can be programmed to be deactivated during the LCD_VSYNC pulse or the LCD_OE deasserted period. In [Figure 19,](#page-30-0) LCD_LSCLK is always active.

Note: XMAX is defined in number of pixels in one line.

Note: Falling of LCD_SPL/LCD_SPR aligns with first LCD_D of line.

Note: Falling of LCD_PS aligns with rising edge of LCD_CLS.

Note: LCD_REV toggles in every LCD_HSYN period.

Figure 21. Non-TFT Mode Panel Timing

T3 $\begin{vmatrix} \text{LCD_VSYNC to LCD_LSCLK} \\ \text{D} \leq T3 \leq T5 \end{vmatrix}$ $\begin{vmatrix} \text{D} \leq T3 \leq T5 \\ \text{D} \leq T3 \leq T5 \end{vmatrix}$

T2 LCD_HSYNC pulse width 1 HWIDTH + 1 Tpix

T4 |LCD_LSCLK to LCD_HSYNC $\begin{vmatrix} 1 & 1 \end{vmatrix}$ HWAIT1 + 1 | Tpix

5.11 USB On-The-Go Specifications

The MCF5227x device is compliant with industry standard USB 2.0 specification.

Characteristic	Condition	Symbol	Min	Typ	Max	Unit
P side Impedance	Driven	Ζ _Ρ	6.25	8.25	11.25	Ω
M side Impedance	Driven	$Z_{\rm M}$	6.25	8.25	11.25	Ω
Impedance Matching P/M		$-$ Matching		0.17	0.23	Ω
Pulldown Resistance ¹		R_{PD}	30 _k	50 _k	70k	Ω

Table 23. USB On-Chip Transceiver DC Characteristics (continued)

 1 The pulldown resistors are included to provide a method to keep DP and DM signals in a known quiescent state if desired when the USB port is not being used or when the USB cable is not connected. These on-chip resistors should not be used to provide the 15-kΩ host-mode pulldowns called for in Chapter 7 of the USB Specification, Rev. 1.1 or Rev. 2.0.

Table 24. USB On-Chip Transceiver Full Speed AC Characteristics

Characteristic	Condition	Symbol	Min	Typ	Max	Unit
Rise Time	10-90%	t _{LН}	7	11	17.5	ns
Fall Time	$90 - 10%$	t _{ΗL}	7	11	17.5	ns
Rise/Fall Matching		$\frac{t_{LH}}{t}$ Matching t_{HL}	20	40	60	ps
Rise/Fall Matching, DP and DM		t_{LH} Pad-to-Pad t_{HL}	330	360	640	ps
TIme Skew Between DP and DM		^t SKE	100	140	210	ps

Table 25. USB On-Chip Transceiver Low Speed AC Characteristics

5.12 SSI Timing Specifications

This section provides the AC timings for the SSI in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (SSI_TCR[TSCKP] = 0, SSI_RCR[RSCKP] = 0) and a non-inverted frame sync $(SSI_TCR[TFSI] = 0, SSL_RCR[RFSI] = 0)$. If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (SSI_BCLK) and/or the frame sync (SSI_FS) shown in the figures below.

Num	Characteristic	Symbol	Min	Max	Unit	Notes
S ₅	SSI_BCLK to SSI_FS output valid			10	ns	
S ₆	SSI_BCLK to SSI_FS output invalid		0		ns	
S7	SSI_BCLK to SSI_TXD valid			10	ns	
S ₈	SSI_BCLK to SSI_TXD invalid / high impedence		0		ns	
S9	SSI_RXD / SSI_FS input setup before SSI_BCLK		10		ns	
S ₁₀	SSI_RXD / SSI_FS input hold after SSI_BCLK		0		ns	

Table 26. SSI Timing—Master Modes¹ (continued)

 $\frac{1}{1}$ All timings specified with a capactive load of 25pF.

² SSI_MCLK can be generated from SSI_CLKIN or a divided version of the internal system clock (SYSCLK).

 3 SSI_BCLK can be derived from SSI_CLKIN or a divided version of SYSCLK. If the SYSCLK is used, the minimum divider is 6. If the SSI_CLKIN input is used, the programmable dividers must be set to ensure that SSI_BCLK does not exceed $4 \times f_{\text{SYS}}$.

Num	Characteristic	Symbol	Min	Max	Unit	Notes
S ₁₁	SSI BCLK cycle time	t_{BCLK}	$4 \times 1/f_{\text{SYS}}$		ns	
S ₁₂	SSI_BCLK pulse width high / low		45%	55%	^t BCLK	
S ₁₃	SSI_FS input setup before SSI_BCLK		10		ns	
S ₁₄	SSI_FS input hold after SSI_BCLK		2		ns	
S ₁₅	SSI BCLK to SSI TXD / SSI FS output valid			10	ns	
S ₁₆	SSI_BCLK to SSI_TXD / SSI_FS output invalid / high impedence		Ω		ns	
S ₁₇	SSI RXD setup before SSI BCLK		10		ns	
S ₁₈	SSI RXD hold after SSI BCLK		2		ns	

Table 27. SSI Timing—Slave Modes¹

¹ All timings specified with a capactive load of 25 pF.

Figure 23. SSI Timing—Slave Modes

5.13 I2C Timing Specifications

[Table 28](#page-35-1) lists specifications for the $I²C$ input timing parameters shown in [Figure 24.](#page-36-0)

Num	Characteristic	Min	Max	Unit
15	$\text{I2C_SCL}/\text{I2C_SDA}$ fall time (V _{IH} = 2.4 V to V _{II} = 0.5 V)			ms
16	Clock high time	4		'cyc
17	Data setup time	0		ns
18	Start condition setup time (for repeated start condition only)	2		'cyc
19	Stop condition setup time	2		'cyc

Table 28. I2C Input Timing Specifications between SCL and SDA (continued)

[Table 29](#page-36-1) lists specifications for the $I²C$ output timing parameters shown in [Figure 24.](#page-36-0)

Table 29. I2C Output Timing Specifications between SCL and SDA

¹ Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in [Table 29.](#page-36-1) The I²C interface is designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in [Table 29](#page-36-1) are minimum values.

² Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can only actively drive low, the time I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

³ Specified at a nominal 50-pF load.

[Figure 24](#page-36-0) shows timing for the values in [Table 29](#page-36-1) and [Table 28.](#page-35-1)

Figure 24. I2C Input/Output Timings

5.14 DMA Timer Timing Specifications

[Table 30](#page-37-2) lists timer module AC timings.

5.15 DSPI Timing Specifications

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with both master and slave operations. Many of the transfer attributes are programmable. [Table 31](#page-37-3) provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the *MCF52277 Reference Manual* for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 31. DSPI Module AC Timing Specifications¹

Num	Characteristic	Symbol	Min	Max	Unit	Notes	
DS ₁	DSPI_SCK Cycle Time	t_{SCK}	$4 \times 1/f_{\text{SYS}}$		ns	$\overline{2}$	
DS ₂	DSPI_SCK Duty Cycle		$(tsck \div 2) - 2.0$	$(tsc k \div 2) + 2.0$	ns		
Master Mode							
DS ₃	DSPI_PCSn to DSPI_SCK delay	t_{CSC}	$(2 \times 1/f_{\rm{SYS}}) - 2.0$		ns	3	
DS4	DSPI_SCK to DSPI_PCSn delay	t_{ASC}	$(2 \times 1/f_{\rm{SYS}}) - 3.0$		ns	4	
DS ₅	DSPI_SCK to DSPI_SOUT valid			5	ns		
DS ₆	DSPI_SCK to DSPI_SOUT invalid		-5		ns		
DS7	DSPI_SIN to DSPI_SCK input setup		9		ns		
DS ₈	DSPI_SCK to DSPI_SIN input hold		$\mathbf 0$		ns		
Slave Mode							
DS ₉	DSPI_SCK to DSPI_SOUT valid			$\overline{4}$	ns		
DS10	DSPI_SCK to DSPI_SOUT invalid		0		ns		
DS11	DSPI_SIN to DSPI_SCK input setup		$\overline{2}$		ns		
DS12	DSPI_SCK to DSPI_SIN input hold		$\overline{7}$		ns		
DS13	DSPI_SS active to DSPI_SOUT driven			20	ns		
DS14	DSPI_SS inactive to DSPI_SOUT not driven			18	ns		

¹ Timings shown are for DMCR[MTFE] = 0 (classic SPI) and DCTARn[CPHA] = 0. Data is sampled on the DSPI_SIN pin on the odd-numbered DSPI_SCK edges and driven on the DSPI_SOUT pin on even-numbered DSPI edges.

² When in master mode, the baud rate is programmable in DCTARn[PBR] and DCTARn[BR].

³ The DSPI_PCSn to DSPI_SCK delay is programmable in DCTARn[PCSSCK] and DCTARn[CSSCK].

⁴ The DSPI_SCK to DSPI_PCSn delay is programmable in DCTARn[PASC] and DCTARn[ASC].

Figure 25. DSPI Classic SPI Timing—Master Mode

Figure 26. DSPI Classic SPI Timing—Slave Mode

5.16 SBF Timing Specifications

The Serial Boot Facility (SBF) provides a means to read configuration information and system boot code from a broad array of SPI-compatible EEPROMs, flashes, FRAMs, nVSRAMs, etc. [Table 32](#page-39-1) provides the AC timing specifications for the SBF.

Num	Characteristic	Symbol	Min	Max	Unit	Notes
SB ₁	SBF CK Cycle Time	^t SBFCK	30		ns	
SB ₂	SBF_CK High/Low Time		30%		^t SBFCK	
SB ₃	SBF_CS to SBF_CK delay		t_{SBFCK} – 2.0		ns	
SB ₄	SBF_CK to SBF_CS delay		$t_{SBFCK} - 2.0$		ns	
SB ₅	SBF_CK to SBF_DO valid			12	ns	
SB ₆	SBF CK to SBF DO invalid		0		ns	
SB ₇	SBF DI to SBF SCK input setup		6		ns	
SB ₈	SBF_CK to SBF_DI input hold		0		ns	

Table 32. SBF AC Timing Specifications

¹ At reset, the SBF_CK cycle time is t_{REF} \times 67. The first byte of data read from the serial memory contains a divider value that is used to set the SBF_CK cycle time for the duration of the serial boot process.

Figure 27. SBF Timing

5.17 JTAG and Boundary Scan Timing Specifications

Table 33. JTAG and Boundary Scan Timing

Num	Characteristic ¹	Symbol	Min	Max	Unit
J ₁	TCLK Frequency of Operation	^T JCYC	DC	1/4	$I_{\text{sys}/2}$
J2	TCLK Cycle Period		4		t_{CYC}
J3	TCLK Clock Pulse Width		26		ns
J ₄	TCLK Rise and Fall Times		0	3	ns
J5	Boundary Scan Input Data Setup Time to TCLK Rise		4		ns
J6	Boundary Scan Input Data Hold Time after TCLK Rise	^t BSDHT	26		ns
J7	TCLK Low to Boundary Scan Output Data Valid	^t BSDV	0	33	ns
J8	TCLK Low to Boundary Scan Output High Z	^t BSDZ	0	33	ns

Num	Characteristic ¹	Symbol	Min	Max	Unit
J9	TMS, TDI Input Data Setup Time to TCLK Rise	^t TAPBST	4		ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise ^t TAPBHT		10		ns
J11	TCLK Low to TDO Data Valid	^t TDODV	0	26	ns
J12	TCLK Low to TDO High Z		0	8	ns
J13	TRST Assert Time		100		ns
J14	TRST Setup Time (Negation) to TCLK High	^T TRSTST	10		ns

Table 33. JTAG and Boundary Scan Timing (continued)

 1 JTAG_EN is expected to be a static signal. Hence, specific timing is not associated with it.

Figure 29. Boundary Scan (JTAG) Timing

Figure 31. TRST Timing

5.18 Debug AC Timing Specifications

[Table 34](#page-41-1) lists specifications for the debug AC timing parameters shown in [Figure 32.](#page-42-2)

Table 34. Debug AC Timing Specification

Num	Characteristic	Min	Max	Units
D ₀	PSTCLK cycle time			$1/f_{\text{SYS}}$
D ₁	PSTCLK rising to PSTDDATA valid		3.0	ns
D ₂	PSTCLK rising to PSTDDATA invalid	1.5		ns
D ₃	DSI-to-DSCLK setup			PSTCLK
$D4^1$	DSCLK-to-DSO hold	$\overline{4}$		PSTCLK
D ₅	DSCLK cycle time	5		PSTCLK
D6	BKPT assertion time			PSTCLK

¹ DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of PSTCLK.

Package Information

Figure 32. Real-Time Trace AC Timing

Figure 33. BDM Serial Port AC Timing

6 Package Information

The latest package outline drawings are available on the product summary pages on our web site:

<http://www.freescale.com/coldfire>. The following table lists the case outline numbers per device. Use these numbers in the web page's keyword search engine to find the latest package outline drawings.

Table 35. Package Information

Device	Package Type	Mask Set	Revision	Case Outline Numbers
MCF52274	176 LQFP	Αll	Αll	98ASS23479W
MCF52277	196 MAPBGA	M26H	1.1	98ASH98061A
		2M26H, 3M26H	$1.2 - 1.3$	98ARH98390A

7 Product Documentation

Documentation is available from a local Freescale distributor, a Freescale sales office, the Freescale Literature Distribution Center, or through the Freescale world-wide web address at [http://www.freescale.com/coldfire.](http://www.freescale.com/coldfire)

Revision History

f

8 Revision History

[Table 36](#page-43-1) summarizes revisions to this document.

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. **Headquarters** ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF52277 Rev. 8 09/2009

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see<http://www.freescale.com>or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009. All rights reserved.

