


**Vishay Siliconix** 

## **D** Series Power MOSFET



| PRODUCT SUMMARY                            |                              |  |  |  |
|--|------------------------------|--|--|--|
| V <sub>DS</sub> (V) at T <sub>J</sub> max. | 550                          |  |  |  |
| R <sub>DS(on)</sub> max. at 25 °C (Ω)      | V <sub>GS</sub> = 10 V 0.130 |  |  |  |
| Q <sub>g</sub> max. (nC)                   | 125                          |  |  |  |
| Q <sub>gs</sub> (nC)                       | 23                           |  |  |  |
| Q <sub>gd</sub> (nC)                       | 37                           |  |  |  |
| Configuration                              | Single                       |  |  |  |

### **FEATURES**

- Optimal design
  - Low area specific on-resistance
  - Low input capacitance (Ciss)
  - Reduced capacitive switching losses
  - High body diode ruggedness
  - Avalanche energy rated (UIS)
- · Optimal efficiency and operation
  - Low cost
  - Simple gate drive circuitry
  - Low figure-of-merit (FOM): Ron x Qa
  - Fast switching
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### **APPLICATIONS**

- Consumer electronics
  - Displays (LCD or Plasma TV
- Server and telecom power supplies - SMPS
- Industrial
  - Welding, induction heating, motor drives
- Battery chargers

| ORDERING INFORMATION            |                |
|---------------------------------|----------------|
| Package                         | Super-247      |
| Lead (Pb)-free and halogen-free | SiHS36N50D-GE3 |

| ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub>            | = 25 °C, unless otherwis  | se noted)                         |               |       |
|---|---|-----------------------------------|---------------|-------|
| PARAMETER   |   | SYMBOL                            | LIMIT         | UNIT  |
| Drain-source voltage                                |   | V <sub>DS</sub>                   | 500           |       |
| Gate-source voltage                                 |   |                                   | ± 30          | V     |
| Gate-source voltage AC (f > 1 Hz)                   |   | V <sub>GS</sub>                   | 30            |       |
| Continuous drain current (T 150 °C)                 | $V_{GS} \text{ at } 10 \text{ V} \qquad \frac{T_{C} = 25 \text{ °C}}{T_{C} = 100 \text{ °C}}$ | - I <sub>D</sub>                  | 36            |       |
| Continuous drain current ( $T_J = 150 \ ^\circ C$ ) | $V_{GS}$ at 10 V $T_C = 100 \text{ °C}$   |                                   | 23            | А     |
| Pulsed drain current <sup>a</sup>                   |   | I <sub>DM</sub>                   | 112           |       |
| Linear derating factor                              |   |                                   | 3.6           | W/°C  |
| Single pulse avalanche energy <sup>b</sup>          |   | E <sub>AS</sub>                   | 332           | mJ    |
| Maximum power dissipation                           |   | PD                                | 446           | W     |
| Operating junction and storage temperature range    |   | T <sub>J</sub> , T <sub>stg</sub> | - 55 to + 150 | °C    |
| Drain-source voltage slope $T_J = 125 \text{ °C}$   |   | dV/dt                             | 24            | V/ns  |
| Reverse diode dV/dt <sup>d</sup>                    |   |                                   | 0.1           | V/11S |
| Soldering recommendations (peak temperature)        | for 10 s  |                                   | 300 °         | °C    |

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature b. V<sub>DD</sub> = 50 V, starting T<sub>J</sub> = 25 °C, L = 2.3 mH, R<sub>g</sub> = 25  $\Omega$ , I<sub>AS</sub> = 17 A

c. 1.6 mm from case

d.  $I_{SD} \leq I_D$ , starting  $T_J = 25 \ ^{\circ}C$ 

1 For technical questions, contact: hvm@vishay.com



COMPLIANT HALOGEN

FREE



Vishay Siliconix

| PARAMETER   | SYMBOL                | TYP. MAX.  |  | UNIT                    |      |       |       |         |
|---|-----------------------|--|--|-------------------------|------|-------|-------|---------|
| Maximum junction-to-ambient                               | R <sub>thJA</sub>     | - 40   |  |                         |      |       |       |         |
| Maximum junction-to-case (drain)                          | R <sub>thJC</sub>     | - 0.28   |  |                         | °C/W |       |       |         |
|   |                       |  | •  |                         |      |       |       |         |
| SPECIFICATIONS (T <sub>J</sub> = 25 °C, u                 | nless otherwi         | ise noted)   |  |                         |      |       |       |         |
| PARAMETER   | SYMBOL                | TES  |  | IS                      | MIN. | TYP.  | MAX.  | UNI     |
| Static  |                       | *  |  |                         |      |       |       | •       |
| Drain-source breakdown voltage                            | V <sub>DS</sub>       | V <sub>GS</sub> =  | = 0 V, I <sub>D</sub> = 250              | ) µA                    | 500  | -     | -     | V       |
| V <sub>DS</sub> temperature coefficient                   | $\Delta V_{DS}/T_{J}$ | Reference  | to 25 °C, I <sub>D</sub> =               | 250 µA                  | -    | 0.52  | -     | V/°C    |
| Gate threshold voltage (N)                                | V <sub>GS(th)</sub>   | V <sub>DS</sub> =  | = V <sub>GS</sub> , I <sub>D</sub> = 250 | ) μA                    | 3.0  | -     | 5.0   | V       |
| Gate-source leakage                                       | I <sub>GSS</sub>      | -  | $V_{GS} = \pm 30 \text{ V}$              |                         | -    | -     | ± 100 | nA      |
|   | 2.00                  |  | = 500 V, V <sub>GS</sub> =               | 0 V                     | -    | -     | 1     | l       |
| Zero gate voltage drain current                           | I <sub>DSS</sub>      |  | /, V <sub>GS</sub> = 0 V, T              |                         | -    | -     | 10    | μA      |
| Drain-source on-state resistance                          | R <sub>DS(on)</sub>   | V <sub>GS</sub> = 10 V   |  | 18 A                    | -    | 0.105 | 0.130 | Ω       |
| Forward transconductance <sup>a</sup>                     | g <sub>fs</sub>       | $V_{DS} = 50 \text{ V}, \text{ I}_{D} = 18 \text{ A}$                    |  | -                       | 12.8 | -     | S     |         |
| Dynamic   | 010                   |  |  |                         |      |       |       |         |
| Input capacitance   | C <sub>iss</sub>      |  | V = 0.V                                  |                         | -    | 3233  | -     | Γ       |
| Output capacitance  | C <sub>oss</sub>      | V <sub>GS</sub> = 0 V,<br>V <sub>DS</sub> = 100 V,                       |  | -                       | 285  | -     | 1     |         |
| Reverse transfer capacitance                              | C <sub>rss</sub>      | -  | f = 1 MHz                                |                         | -    | 25    | -     |         |
| Effective output capacitance, energy related <sup>a</sup> | C <sub>o(er)</sub>    | $V_{GS} = 0 V, V_{DS} = 0 V to 400 V$                                    |  | -                       | 240  | -     | pF    |         |
| Effective output capacitance, time related <sup>b</sup>   | C <sub>o(tr)</sub>    |  |  | -                       | 352  | -     | 1     |         |
| Total gate charge   | Qg                    |  |  |                         | -    | 83    | 125   |         |
| Gate-source charge  | Q <sub>gs</sub>       | $V_{GS} = 10 V$  | I <sub>D</sub> = 18 A, '                 | V <sub>DS</sub> = 400 V | -    | 23    | -     | nC      |
| Gate-drain charge   | $Q_gd$                |  |  |                         | -    | 37    | -     |         |
| Turn-on delay time  | t <sub>d(on)</sub>    |  |  |                         | -    | 33    | 66    |         |
| Rise time   | t <sub>r</sub>        | V <sub>DD</sub> =  | = 400 V, I <sub>D</sub> = 1              | 8 A,                    | -    | 89    | 134   | ns      |
| Turn-off delay time                                       | t <sub>d(off)</sub>   | $V_{GS} = 10 \text{ V}, \text{ R}_g = 9.1 \Omega$                        |  | -                       | 79   | 119   |       |         |
| Fall time   | t <sub>f</sub>        |  |  |                         | -    | 68    | 102   |         |
| Gate input resistance                                     | Rg                    | f = 1  | MHz, open d                              | rain                    | -    | 1.8   | -     | Ω       |
| Drain-source body diode characteristics                   | 3                     | 1  |  |                         | I    | I     | 1     |         |
| Continuous source-drain diode current                     | I <sub>S</sub>        | MOSFET symbol<br>showing the<br>integral reverse<br>p - n junction diode |  | -                       | -    | 36    |       |         |
| Pulsed diode forward current                              | I <sub>SM</sub>       |  |  | -                       | -    | 144   | A     |         |
| Diode forward voltage                                     | V <sub>SD</sub>       | T <sub>J</sub> = 25 °C   | C, I <sub>S</sub> = 18 A, V              | <sub>GS</sub> = 0 V     | -    | -     | 1.2   | V       |
| Reverse recovery time                                     | t <sub>rr</sub>       |  |  |                         | -    | 490   | -     | ns      |
| Reverse recovery charge                                   | Q <sub>rr</sub>       | $T_J = 2$  | 5 °C, I <sub>F</sub> = I <sub>S</sub> =  | 18 A,                   | -    | 8.2   | -     | μC      |
| Reverse recovery current                                  | I <sub>RRM</sub>      | dl/dt =  | 100 A/µs, V <sub>R</sub>                 | = 20 V                  | _    | 31    | -     | μ0<br>A |

#### Notes

a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ 



Vishay Siliconix

### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



**Vishay Siliconix** 




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Temperature vs. Drain-to-Source Voltage




Fig. 11 - Normalized Thermal Transient Impedance, Junction-to-Case

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>






Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform




Fig. 17 - Gate Charge Test Circuit

5


For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

SiHS36N50D

Vishay Siliconix



#### Peak Diode Recovery dV/dt Test Circuit



a.  $V_{GS} = 5$  V for logic level devices

Fig. 18 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91514">www.vishay.com/ppg?91514</a>.



Vishay Siliconix

# TO-274AA (High Voltage)

### VERSION 1: FACILITY CODE = Y



100

MILLIMETERS

MAX.

5.30

2.50

2.65

1.60

2.20

3.25

0.89

20.80

MIN.

4.70

1.50

2.25

1.30

1.80

0.38

19.80

5°.

DIM.

А

A1 A2

b

b2

b4 c <sup>(1)</sup>

D

Þ

Lead Tip

INCHES

MAX.

0.209

0.098

0.104

0.063

0.087

0.128

0.035

0.819

MIN.

0.185

0.059

0.089


0.051


0.071


0.118

0.015

0.780







Detail "A" Scale: 2:1

|      | MILLIMETERS |       | INC   | HES   |
|------|-------------|-------|-------|-------|
| DIM. | MIN.        | MAX.  | MIN.  | MAX.  |
| D1   | 15.50       | 16.10 | 0.610 | 0.634 |
| D2   | 0.70        | 1.30  | 0.028 | 0.051 |
| E    | 15.10       | 16.10 | 0.594 | 0.634 |
| E1   | 13.30       | 13.90 | 0.524 | 0.547 |
| е    | 5.45 BSC    |       | 0.215 | BSC   |
| L    | 13.70       | 14.70 | 0.539 | 0.579 |
| L1   | 1.00        | 1.60  | 0.039 | 0.063 |
| R    | 2.00        | 3.00  | 0.079 | 0.118 |

#### Notes

Dimensioning and tolerancing per ASME Y14.5M-1994

• Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outer extremes of the plastic body

• Outline conforms to JEDEC® outline to TO-274AA

<sup>(1)</sup> Dimension measured at tip of lead


1


For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



**Vishay Siliconix** 

### **VERSION 2: FACILITY CODE = N**





SECTION "F-F", "G-G" AND "H-H" SCALE: NONE

|      | MILLIMETERS |       |  |
|------|-------------|-------|--|
| DIM. | MIN.        | MAX.  |  |
| D1   | 16.25       | 17.65 |  |
| D2   | 0.50        | 0.80  |  |
| E    | 15.75       | 16.13 |  |
| E1   | 13.10       | 14.15 |  |
| E2   | 3.68        | 5.10  |  |
| E3   | 1.00        | 1.90  |  |
| E4   | 12.38       | 13.43 |  |
| е    | 5.44        | BSC   |  |
| Ν    | 3           | 3     |  |
| L    | 19.81       | 20.32 |  |
| L1   | 3.70        | 4.00  |  |
| Q    | 5.49        | 6.00  |  |

|      | MILLIMETERS |       |  |
|------|-------------|-------|--|
| DIM. | MIN.        | MAX.  |  |
| А    | 4.83        | 5.21  |  |
| A1   | 2.29        | 2.54  |  |
| A2   | 1.91        | 2.16  |  |
| b'   | 1.07        | 1.28  |  |
| b    | 1.07        | 1.33  |  |
| b1   | 1.91        | 2.41  |  |
| b2   | 1.91        | 2.16  |  |
| b3   | 2.87        | 3.38  |  |
| b4   | 2.87        | 3.13  |  |
| C'   | 0.55        | 0.65  |  |
| С    | 0.55        | 0.68  |  |
| D    | 20.80       | 21.10 |  |

Notes

Dimensioning and tolerancing per ASME Y14.5M-1994 Outline conforms to JEDEC<sup>®</sup> outline to TO-274AD Dimensions are measured in mm, angles are in degree •

•

Metal surfaces are tin plated, except area of cut •

Revision: 19-Oct-2020

2

Document Number: 91365

For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.