
D2964, SEPTEMBER 1987-REVISED MAY 1991


- Advanced LinCMOS™ Silicon-Gate Process Technology
- 14-Bit Dynamic Range ADC and DAC
- Variable ADC and DAC Sampling Rate Up to 19,200 Samples per Second
- Switched-Capacitor Antialiasing Input Filter and Output-Reconstruction Filter
- Serial Port for Direct Interface to TMS32011, TMS320C17, TMS32020, and TMS320C25 Digital Processors
- Synchronous or Asynchronous ADC and DAC Conversion Rates with Programmable Incremental ADC and DAC Conversion Timing Adjustments
- Serial Port Interface to SN74299 Serial-to-Parallel Shift Register for Parallel Interface to TMS32010, TMS320C15, or Other Digital Processors
- 600-mil Wide N Package (C_L to C_L)

PART NUMBER	DESCRIPTION
TLC32040	Analog Interface Circuit with internal reference. Also a plug-in replacement for TLC32041.
TLC32041	Analog Interface Circuit without internal reference.
TLC32042	Identical to TLC32040, but has a slightly wider bandpass filter bandwidth

description

The TLC32040, TLC32041, and TLC32042 are complete analog-to-digital and digital-to-analog input/output systems, each on a single monolithic CMOS chip. This device integrates a bandpass switched-capacitor antialiasing input





NU – Nonusable; no external connection should be made to these pins.

filter, a 14-bit-resolution A/D converter, four microprocessor-compatible serial port modes, a 14-bit-resolution D/A converter, and a low-pass switched-capacitor output-reconstruction filter. The device offers numerous combinations of Master Clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Typical applications for this IC include modems (7.2-, 8-, 9.6-, 14.4-, and 19.2-kHz sampling rate), analog interface for digital signal processors (DSPs), speech recognition/storage systems, industrial process control, biomedical instrumentation, acoustical signal processing, spectral analysis, data acquisition, and instrumentation recorders. Four serial modes, which allow direct interface to the TMS32011, TMS320C17, TMS32020, and TMS320C25 digital signal processors, are provided. Also, when the transmit and receive sections of the Analog Interface Circuit (AIC) are operating synchronously, it will interface to two SN74299

Advanced LinCMOS* is a trademark of Texas Instruments Incorporated

Texas V Instruments

description (continued)

serial-to-parallel shift registers. These serial-to-parallel shift registers can then interface in parallel to the TMS32010, TMS320C15, other digital signal processors, or external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the IC can be selected and adjusted coincidentally with signal processing via software control.


The antialiasing input filter comprises seventh-order and fourth-order CC-type (Chebyshev/elliptic transitional) low-pass and high-pass filters, respectively, and a fourth-order equalizer. The input filter is implemented in switched-capacitor technology and is preceded by a continuous time filter to eliminate any possibility of aliasing caused by sampled data filtering. When no filtering is desired, the entire composite filter can be switched out of the signal path. A selectable, auxiliary, differential analog input is provided for applications where more than one analog input is required.

The A/D and D/A converters each have 14 bits of resolution. The A/D and D/A architectures ensure no missing codes and monotonic operation. An internal voltage reference is provided on the TLC32040 and TLC32042 to ease the design task and to provide complete control over the performance of the IC. The internal voltage reference is brought out to a pin and is available to the designer. Separate analog and digital voltage supplies and grounds are provided to minimize noise and ensure a wide dynamic range. Also, the analog circuit path contains only differential circuitry to keep noise to an absolute minimum. The only exception is the DAC sample-and-hold, which utilizes pseudo-differential circuitry.

The output-reconstruction filter is a seventh-order CC-type (Chebyshev/elliptic transitional low-pass filter with a fourth-order equalizer) and is implemented in switched-capacitor technology. This filter is followed by a continuous-time filter to eliminate images of the digitally encoded signal.

The TLC32040C, TLC32041C, and TLC32042C are characterized for operation from 0° C to 70° C and the TLC32040I, TLC32041I, and TLC32042I are characterized for operation from -40° C to 85° C.

functional block diagram





PRINCIPLES OF OPERATION

analog input

Two sets of analog inputs are provided. Normally, the IN + and IN - input set is used; however, the auxiliary input set, AUX IN + and AUX IN -, can be used if a second input is required. Each input set can be operated in either differential or single-ended modes, since sufficient common-mode range and rejection are provided. The gain for the IN +, IN -, AUX IN +, and AUX IN - inputs can be programmed to be either 1, 2, or 4 (see Table 2). Either input circuit can be selected via software control. It is important to note that a wide dynamic range is assured by the differential internal analog architecture and by the separate analog and digital voltage supplies and grounds.

A/D bandpass filter, A/D bandpass filter clocking, and A/D conversion timing

The A/D bandpass filter can be selected or bypassed via software control. The frequency response of this filter is presented in the following pages. This response results when the switched-capacitor filter clock frequency is 288 kHz. Several possible options can be used to attain a 288-kHz switched-capacitor filter clock. When the filter clock frequency is not 288 kHz, the filter transfer function is frequency-scaled by the ratio of the actual clock frequency to 288 kHz. The low-frequency roll-off of the high-pass section is 300 Hz. However, the high-pass section low-frequency roll-off is less steep for the TLC32042 than for the TLC32040 and TLC32041.

The Internal Timing Configuration and AIC DX Data Word Format sections of this data sheet indicate the many options for attaining a 288-kHz bandpass switched-capacitor filter clock. These sections indicate that the RX Counter A can be programmed to give a 288-kHz bandpass switched-capacitor filter clock for several Master Clock input frequencies.

The A/D conversion rate is then attained by frequency-dividing the 288-kHz bandpass switched-capacitor filter clock with the RX Counter B. Thus, unwanted aliasing is prevented because the A/D conversion rate is an integral submultiple of the bandpass switched-capacitor filter sampling rate, and the two rates are synchronously locked.

A/D converter performance specifications

Fundamental performance specifications for the A/D converter circuitry are presented in the A/D converter operating characteristics section of this data sheet. The realization of the A/D converter circuitry with switched-capacitor techniques provides an inherent sample-and-hold.

analog output

The analog output circuitry is an analog output power amplifier. Both noninverting and inverting amplifier outputs are brought out of the IC. This amplifier can drive transformer hybrids or low-impedance loads directly in either a differential or single-ended configuration.

D/A low-pass filter, D/A low-pass filter clocking, and D/A conversion timing

The frequency response of this filter is presented in the following pages. This response results when the low-pass switched-capacitor filter clock frequency is 288 kHz. Like the A/D filter, the transfer function of this filter is frequency-scaled when the clock frequency is not 288 kHz. A continuous-time filter is provided on the output of the D/A low-pass filter to greatly attenuate any switched-capacitor clock feedthrough.

The D/A conversion rate is then attained by frequency-dividing the 288-kHz switched-capacitor filter clock with TX Counter B. Thus, unwanted aliasing is prevented because the D/A conversion rate is an integral submultiple of the switched-capacitor low-pass filter sampling rate, and the two rates are synchronously locked.



PRINCIPLES OF OPERATION (continued)

asynchronous versus synchronous operation

If the transmit section of the AIC (low-pass filter and DAC) and receive section (bandpass filter and ADC) are operated asynchronously, the low-pass and band-pass filter clocks are independently generated from the Master Clock signal. Also, the D/A and A/D conversion rates are independently determined. If the transmit and receive sections are operated synchronously, the low-pass filter clock drives both low-pass and bandpass filters. In synchronous operation, the A/D conversion timing is derived from, and is equal to, the D/A conversion timing. (See description of the WORD/BYTE pin in the Pin Functional Description Section.)

D/A converter performance specifications

Fundamental performance specifications for the D/A converter circuitry are presented in the D/A converter operating characteristics section of the data sheet. The D/A converter has a sample-and-hold that is realized with a switched-capacitor ladder.

system frequency response correction

Sin x/x correction circuitry is performed in digital signal processor software. The system frequency response can be corrected via DSP software to ± 0.1 dB accuracy to a band-edge of 3000 Hz for all sampling rates. This correction is accomplished with a first-order digital correction filter, which requires only seven TMS320 instruction cycles. With a 200-ns instruction cycle, seven instructions represent an overhead factor of only 1.1% and 1.3% for sampling rates of 8 and 9.6 kHz, respectively (see the sin x/x Correction Section for more details).

serial port

The serial port has four possible modes that are described in detail in the Functional Pin Description Section. These modes are briefly described below and in the Functional Description for Pin 13, WORD/BYTE.

- The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- The transmit and receive sections are operated asynchronously, and the serial port interfaces directly with the TMS32020 and the TMS320C25.
- The transmit and receive sections are operated synchronously, and the serial port interfaces directly with the TMS32011 and TMS320C17.
- The transmit and receive sections are operated synchronously, and the serial port interfaces directly
 with the TMS32020, TMS320C25, or two SN74299 serial-to-parallel shift registers, which can
 then interface in parallel to the TMS32010, TMS320C15, to any other digital signal processor,
 or to external FIFO circuitry.

operation of TLC32040 or TLC32042 with internal voltage reference

The internal reference of the TLC32040 and TLC32042 eliminates the need for an external voltage reference and provides overall circuit cost reduction. Thus, the internal reference eases the design task and provides complete control over the performance of the IC. The internal reference is brought out to a pin and is available to the designer. To keep the amount of noise on the reference signal to a minimum, an external capacitor may be connected between REF and ANLG GND.



PRINCIPLES OF OPERATION (continued)

operation of TLC32040, TLC32041, or TLC32042 with external voltage reference

The REF pin may be driven from an external reference circuit if so desired. This external circuit must be capable of supplying 250 μ A and must be adequately protected from noise such as crosstalk from the analog input.

reset

A reset function is provided to initiate serial communications between the AIC and DSP and to allow fast, cost-effective testing during manufacturing. The reset function will initialize all AIC registers, including the control register. After a negative-going pulse on the RESET pin, the AIC will be initialized. This initialization allows normal serial port communications activity to occur between AIC and DSP (see AIC DX Data Word Format section).

loopback

This feature allows the user to test the circuit remotely. In loopback, the OUT + and OUT - pins are internally connected to the IN + and IN - pins. Thus, the DAC bits (d15 to d2), which are transmitted to the DX pin, can be compared with the ADC bits (d15 to d2), which are received from the DR pin. An ideal comparison would be that the bits on the DR pin equal the bits on the DX pin. However, in practice there will be some difference in these bits due to the ADC and DAC output offsets.

In loopback, if the IN + and IN - pins are enabled, the external signals on the IN + and IN - pins are ignored. If the AUX IN + and AUX IN - pins are enabled, the external signals on these pins are added to the OUT + and OUT - signals in loopback operation.

The loopback feature is implemented with digital signal processor control by transmitting the appropriate serial port bit to the control register (see AIC Data Word Format section).


PIN	PIN					
NAME	NO.	1/0	DESCRIPTION			
ANLG GND	17,18		Analog ground return for all internal analog circuits. Not internally connected to DGTL GND.			
AUX IN+	24	\top	Noninverting auxiliary analog input stage. This input can be switched into the bandpass filter and A/D converter			
		1	path via software control. If the appropriate bit in the Control register is a 1, the auxiliary inputs will replace			
			the IN \pm and IN \pm inputs. If the bit is a 0, the IN \pm and IN \pm inputs will be used (see the AIC DX Data Word			
			Format section).			
AUX IN-	23	i	Inverting auxiliary analog input (see the above AUX IN + pin description).			
DGTL GND	9		Digital ground for all internal logic circuits. Not internally connected to ANLG GND.			
DR	5	0	This pin is used to transmit the ADC output bits from the AIC to the TMS320 serial port. This transmission			
			of bits from the AIC to the TMS320 serial port is synchronized with the SHIFT CLK signal.			
DX	12	T	This pin is used to receive the DAC input bits and timing and control information from the TMS320. This serial			
			transmission from the TMS320 serial port to the AIC is synchronized with the SHIFT CLK signal.			
EODR	3	0	End of Data Receive. See the WORD/BYTE pin description and the Serial Port Timing diagram. During the word-			
Į			mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of A/D information have			
			been transmitted from the AIC to the TMS320 serial port. This signal can be used to interrupt a microprocessor			
		1	upon completion of serial communications. Also, this signal can be used to strobe and enable external serial-			
1		İ	to-parallel shift registers, latches, or external FIFO RAM, and to facilitate parallel data bus communications			
		1	between the AIC and the serial-to-parallel shift registers. During the byte-mode timing, this signal goes low			
			after the first byte has been transmitted from the AIC to the TMS320 serial port and is kept low until the			
			second byte has been transmitted. The TMS32011 or TMS320C17 can use this low-going signal to differentiate			
			between the two bytes as to which is first and which is second. EODR does not occur after secondary			
			communication.			

	-		
PIN NAME	NO.	1/0	DESCRIPTION
EODX	11	0	End of Data Transmit. See the WORD/BYTE pin description and the Serial Port Timing diagram. During the
			word-mode timing, this signal is a low-going pulse that occurs immediately after the 16 bits of D/A converter
			and control or register information have been transmitted from the TMS320 serial port to the AIC. This signal
			can be used to interrupt a microprocessor upon the completion of serial communications. Also, this signal
		1	can be used to strobe and enable external serial-to-parallel shift registers, latches, or an external FIFO RAM,
			and to facilitate parallel data-bus communications between the AIC and the serial-to-parallel shift registers.
		1	During the byte-mode timing, this signal goes low after the first byte has been transmitted from the TMS320
Ĭ			serial port to the AIC and is kept low until the second byte has been transmitted. The TMS32011 or TMS320C17
			can use this low-going signal to differentiate between the two bytes as to which is first and which is second.
FSR	4	o	Frame Sync Receive. In the serial transmission modes, which are described in the WORD/BYTE pin description,
			the FSR pin is held low during bit transmission. When the FSR pin goes low, the TMS320 serial port will begin
		1	receiving bits from the AIC via the DR pin of the AIC. The most significant DR bit will be present on the DR
			pin before FSR goes low. (See Serial Port Timing and Internal Timing Configuration diagrams.) FSR does not
			occur after secondary communication.
FSX	14	0	Frame Sync Transmit. When this pin goes low, the TMS320 serial port will begin transmitting bits to the AIC
ĺ			via the DX pin of the AIC. In all serial transmission modes, which are described in the WORD/BYTE pin description,
			the FSX pin is held low during bit transmission (see Serial Port Timing and Internal Timing Configuration
			diagrams).
IN+	26	1	Noninverting input to analog input amplifier stage
IN -	25	1	Inverting input to analog input amplifier stage
MSTR CLK	6	1	The Master Clock signal is used to derive all the key logic signals of the AIC, such as the Shift Clock, the
,			switched-capacitor filter clocks, and the A/D and D/A timing signals. The Internal Timing Configuration diagram
			shows how these key signals are derived. The frequencies of these key signals are synchronous submultiples
			of the Master Clock frequency to eliminate unwanted aliasing when the sampled analog signals are transferred
			between the switched-capacitor filters and the A/D and D/A converters (see the Internal Timing Configuration).
OUT+	22	10	Noninverting output of analog output power amplifier. Can drive transformer hybrids or high-impedance loads
			directly in either a differential or a single-ended configuration.
OUT -	21	0	Inverting output of analog output power amplifier. Functionally identical with and complementary to OUT + .
REF	8	I/O	For the TLC32040 and TLC32042, the internal voltage reference is brought out on this pin. For the TLC32040,
			TLC32041, and TLC32042, an external voltage reference can be applied to this pin.
RESET	2	1	A reset function is provided to initialize the TA, TA', TB, RA, RA', RB, and control registers. This reset function
			initiates serial communications between the AIC and DSP. The reset function will initialize all AIC registers
			including the control register. After a negative-going pulse on the RESET pin, the AIC registers will be initialized
		1 1	to provide an 8-kHz data conversion rate for a 5.184-MHz master clock input signal. The conversion rate adjust
			registers, TA' and RA', will be reset to 1. The CONTROL register bits will be reset as follows (see AIC DX
			Data Word Format section).
			d7 = 1, $d6 = 1$, $d4 = 0$, $d3 = 0$, $d2 = 1$
		1 1	
SHIFT CLK	10	0	This initialization allows normal serial-port communication to occur between AIC and DSP.
Sim i CER	10	"	The Shift Clock signal is obtained by dividing the Master Clock signal frequency by four. This signal is used
			to clock the serial data transfers of the AIC, described in the WORD/BYTE pin description
Von	7		below (see the Serial Port Timing and Internal Timing Configuration diagram).
V _{DD}	20		Digital supply voltage, 5 V ± 5%
VCC +	19		Positive analog supply voltage, 5 V ± 5%
V _{CC} ~	19	لــــــــــــــــــــــــــــــــــــــ	Negative analog supply voltage $-5 \text{ V } \pm 5\%$

PIN NAME NO.	1/0	DESCRIPTION
WORD/BYTE 13	1	This pin, in conjunction with a bit in the CONTROL register, is used to establish one of four serial
1		modes. These four serial modes are described below.
		AIC transmit and receive sections are operated asynchronously.
		The following description applies when the AIC is configured to have asynchronous transmit and receive sections.
		If the appropriate data bit in the Control register is a 0 (see the AIC DX Data Word Format), the transmit and receive sections will be asynchronous.
		L Serial port directly interfaces with the serial port of the TMS32011 or TMS320C17 and communicates
		in two 8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams). 1. The FSX or FSR pin is brought low.
		2. One 8-bit byte is transmitted or one 8-bit byte is received.
		3. The EODX or EODR pin is brought low.
		4. The FSX or FSR pin emits a positive frame-sync pulse that is
		four Shift Clock cycles wide.
		5. One 8-bit byte is transmitted or one 8-bit byte is received.
		6. The EODX or EODR pin is brought high.
		7. The FSX or FSR pin is brought high.
1		H Serial port directly interfaces with the serial port of the TMS32020, TMS320C25, or TMS320C30
		and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
		diagrams):
		The FSX or FSR pin is brought low. One 16-bit word is transmitted or one 16-bit word is received.
<u> </u>		3. The FSX or FSR pin is brought high.
]		4. The EODX or EODR pin emits a low-going pulse.
		AIC transmit and receive sections are operated synchronously.
		If the appropriate data bit in the Control register is a 1, the transmit and receive sections will be configured
		to be synchronous. In this case, the bandpass switched-capacitor filter and the A/D conversion timing will
	1.	be derived from the TX Counter A, TX Counter B, and TA, TA', and TB registers, rather than the RX Counter
1		A, RX Counter B, and RA, RA', and RB registers. In this case, the AIC FSX and FSR timing will be identical
	1	during primary data communication; however, FSR will not be asserted during secondary data communication
		since there is no new A/D conversion result. The synchronous operation sequences are as follows (see Serial
		Port Timing diagrams).
		L Serial port directly interfaces with the serial port of the TMS32011 or TMS320C17 and communicates
		in two 8-bit bytes. The operation sequence is as follows (see Serial Port Timing diagrams):
		1. The FSX and FSR pins are brought low.
		 One 8-bit byte is transmitted and one 8-bit byte is received. The EODX and EODR pins are brought low.
		4. The FSX and FSR pins emit positive frame-sync pulses that are
		four Shift Clock cycles wide.
		5. One 8-bit byte is transmitted and one 8-bit byte is received.
		6. The EODX and EODR pins are brought high.
ļ.	1	7. The FSX and FSR pins are brought high.
		H Serial port directly interfaces with the serial port of the TMS32020, TMS320C25, or TMS320C30
		and communicates in one 16-bit word. The operation sequence is as follows (see Serial Port Timing
		diagrams):
		1. The FSX and FSR pins are brought low.
	1	2. One 16-bit word is transmitted and one 16-bit word is received.
		3. The FSX and FSR pins are brought high.
	1	4. The EODX or EODR pins emit low-going pulses.
		Since the transmit and receive sections of the AIC are now synchronous, the AIC serial port, with additional
	1	NOR and AND gates, will interface to two SN74299 serial-to-parallel shift registers. Interfacing the AIC to
		the SN74299 shift register allows the AIC to interface to an external FIFO RAM and facilitates parallel, data
		bus communications between the AIC and the digital signal processor. The operation sequence is the same
L	1	as the above sequence (see Serial Port Timing diagrams).



INTERNAL TIMING CONFIGURATION



NOTE: Frequency 1, 20.736 MHz, is used to show how 153.6 kHz (for a commercially available modem split-band filter clock), popular speech and modem sampling signal frequencies, and an internal 288-kHz switched-capacitor filter clock can be derived synchronously and as submultiples of the crystal oscillator frequency. Since these derived frequencies are synchronous submultiples of the crystal frequency, aliasing does not occur as the sampled analog signal passes between the analog converter and switched-capacitor filter stages. Frequency 2, 41.472 MHz, is used to show that the AIC can work with high-frequency signals, which are used by high-speed digital signal processors.

2 × Contents of Counter A



[†]Split-band filtering can alternatively be performed after the analog input function via software in the TMS320.

[‡]These control bits are described in the AIC DX Data Word Format section.

explanation of internal timing configuration

All of the internal timing of the AIC is derived from the high-frequency clock signal that drives the Master Clock input pin. The Shift Clock signal, which strobes the serial port data between the AIC and DSP, is derived by dividing the Master Clock input signal frequency by four.

SCF Clock Frequency = $\frac{\text{Master Clock Frequency}}{2 \times \text{Contents of Counter A}}$

Conversion Frequency = SCF Clock Frequency
Contents of Counter B

Shift Clock Frequency = $\frac{\text{Master Clock Frequency}}{4}$

TX Counter A and TX Counter B, which are driven by the Master Clock signal, determine the D/A conversion timing. Similarly, RX Counter A and RX Counter B determine the A/D conversion timing. In order for the switched-capacitor low-pass and bandpass filters to meet their transfer function specifications, the frequency of the clock inputs of the switched-capacitor filters must be 288 kHz. If the frequencies of the clock inputs are not 288 kHz, the filter transfer function frequencies are scaled by the ratios of the clock frequencies to 288 kHz. Thus, to obtain the specified filter responses, the combination of Master Clock frequency and TX Counter A and RX Counter A values must yield 288-kHz switched-capacitor clock signals. These 288-kHz clock signals can then be divided by the TX Counter B and RX Counter B to establish the D/A and A/D conversion timings.

TX Counter A and TX Counter B are reloaded every D/A conversion period, while RX Counter A and RX Counter B are reloaded every A/D conversion period. The TX Counter B and RX Counter B are loaded with the values in the TB and RB Registers, respectively. Via software control, the TX Counter A can be loaded with either the TA Register, the TA Register less the TA' Register, or the TA Register plus the TA' Register. By selecting the TA Register less the TA' Register option, the upcoming conversion timing will occur earlier by an amount of time that equals TA' times the signal period of the Master Clock. By selecting the TA Register option, the upcoming conversion timing will occur later by an amount of time that equals TA' times the signal period of the Master Clock. Thus, the D/A conversion timing can be advanced or retarded. An identical ability to alter the A/D conversion timing is provided. In this case, however, the RX Counter A can be programmed via software control with the RA Register, the RA Register less the RA' Register, or the RA Register plus the RA' Register.

The ability to advance or retard conversion timing is particularly useful for modem applications. This feature allows controlled changes in the A/D and D/A conversion timing. This feature can be used to enhance signal-to-noise performance, to perform frequency-tracking functions, and to generate nonstandard modem frequencies.

If the transmit and receive sections are configured to be synchronous (see WORD/BYTE pin description), then both the low-pass and bandpass switched-capacitor filter clocks are derived from TX Counter A. Also, both the D/A and A/D conversion timing are derived from the TX Counter A and TX Counter B. When the transmit and receive sections are configured to be synchronous, the RX Counter A, RX Counter B, RA Register, RA' Register, and RB Registers are not used.

AIC DR or DX word bit pattern

AIC DX data word format section

d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d	5 d4 d2 d1 d0	COMMENTS
primary DX serial communication protocol		
← d15 (MSB) through d2 go to the D/A	→ 0 0	The TX and RX Counter A's are loaded with the TA and RA register
converter register		values. The TX and RX Counter B's are loaded with TB and RB register values.
← d15 (MSB) through d2 go to the D/A	→ 0 1	The TX and RX Counter A's are loaded with the TA+TA' and
converter register		RA + RA' register values. The TX and RX Counter B's are loaded with the TB and RB register values. NOTE: d1 = 0, d0 = 1 will cause the next D/A and A/D conversion periods to be changed by the
		addition of TA' and RA' Master Clock cycles, in which TA' and RA' can be positive or negative or zero. Please refer to Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	→ 1 0	The TX and RX Counter A's are loaded with the TA - TA' and
converter register		RA - RA' register values. The TX and RX Counter B's are loaded
		with the TB and RB register values. NOTE: $d1 = 1$, $d0 = 0$ will cause
		the next D/A and A/D conversion periods to be changed by the
		subtraction of TA' and RA' Master Clock cycles, in which TA' and
		RA' can be positive or negative or zero. Please refer to
		Table 1. AIC Responses to Improper Conditions.
← d15 (MSB) through d2 go to the D/A	→ 1 1	The TX and RX Counter A's are loaded with the TA and RA register
converter register		values. The TX and RX Counter B's are loaded with the TB and
		RB register values. After a delay of four Shift Clock cycles, a
		secondary transmission will immediately follow to program the AIC
		to operate in the desired configuration.

NOTE: Setting the two least significant bits to 1 in the normal transmission of DAC information (Primary Communications) to the AIC will initiate Secondary Communications upon completion of the Primary Communications.

Upon completion of the Primary Communication, FSX will remain high for four SHIFT CLOCK cycles and will then go low and initiate the Secondary Communication. The timing specifications for the Primary and Secondary Communications are identical. In this manner, the Secondary Communication, if initiated, is interleaved between successive Primary Communications. This interleaving prevents the Secondary Communication from interfering with the Primary Communications and DAC timing, thus preventing the AIC from skipping a DAC output. It is important to note that in the synchronous mode, FSR will not be asserted during Secondary Communications.

secondary DX serial of	communication	protocol
------------------------	---------------	----------

$ x \times x \leftarrow x \times x $	d13 and d6 are MSBs (unsigned binary)					
$x \mid \leftarrow$ to TA' register $\rightarrow \mid x \mid \leftarrow$ to RA' register $\rightarrow \mid 0 \mid 1$	d14 and d7 are 2's complement sign bits					
$ x \leftarrow \text{ to TB register } \rightarrow x \leftarrow \text{ to RB register } \rightarrow 1 0$	d14 and d7 are MSBs (unsigned binary)					
x x x x x x x x d7 d6 d5 d4 d3 d2 1 1						
CONTROL	d2 = 0/1 deletes/inserts the bandpass filter					
REGISTER	d3 = 0/1 disables/enables the loopback function					
d4 = 0/1 disables/enables the AUX IN+ and AUX IN- pins						
	d5 = 0/1 asynchronous/synchronous transmit and receive sections					
	d6 = 0/1 gain control bits (see Gain Control Section)					
	d7 = 0/1 gain control bits (see Gain Control Section)					

reset function

A reset function is provided to initiate serial communications between the AIC and DSP. The reset function will initialize all AIC registers, including the control register. After power has been applied to the AIC, a negative-going pulse on the RESET pin will initialize the AIC registers to provide an 8-kHz A/D and D/A conversion rate for a 5.184 MHz master clock input signal. The AIC, excepting the CONTROL register, will be initialized as follows (see AIC DX Data Word Format section):


REGISTER	INITIALIZED REGISTER VALUE (HEX)
TA	9
TA'	1
TB	24
RA	9
RA′	1
RB	24

The CONTROL register bits will be reset as follows (see AIC DX Data Word Format section):

$$d7 = 1$$
, $d6 = 1$, $d5 = 1$, $d4 = 0$, $d3 = 0$, $d2 = 1$

This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and receive sections are configured to operate synchronously and the user wishes to program different conversion rates, only the TA, TA', and TB register need to be programmed, since both transmit and receive timing are synchronously derived from these registers (see the Pin Descriptions and AIC DX Word Format sections).

The circuit shown below will provide a reset on power-up when power is applied in the sequence given under Power-Up Sequence. The circuit depends on the power supplies' reaching their recommended values a minimum of 800 ns before the capacitor charges to 0.8 V above DGTL GND.





power-up sequence

To ensure proper operation of the AIC, and as a safeguard against latch-up, it is recommmended that a Schottky diode with a forward voltage less than or equal to 0.4 V be connected from V_{CC} to ANLG GND (see Figure 17). In the absence of such a diode, power should be applied in the following sequence: ANLG GND and DGTL GND, V_{CC} , then V_{CC} and V_{DD} . Also, no input signal should be applied until after power-up.

AIC responses to improper conditions

The AIC has provisions for responding to improper conditions. These improper conditions and the response of the AIC to these conditions are presented in Table 1 below.

AIC register constraints

The following constraints are placed on the contents of the AIC registers:

- 1. TA register must be ≥ 4 in word mode (WORD/BYTE = High).
- 2. TA register must be \geq 5 in byte mode (WORD/BYTE = Low).
- 3. TA' register can be either positive, negative, or zero.
- 4. RA register must be \geq 4 in word mode (WORD/BYTE = High).
- 5. RA register must be \geq 5 in byte mode (WORD/BYTE = Low).
- 6. RA' register can be either positive, negative, or zero.
- 7. (TA register \pm TA' register) must be > 1.
- 8. (RA register \pm RA' register) must be > 1.
- 9. TB register must be > 1.


TABLE 1. AIC RESPONSES TO IMPROPER CONDITIONS

IMPROPER CONDITION	AIC RESPONSE
TA register + TA' register = 0 or 1	Reprogram TX Counter A with TA register value
TA register - TA' register = 0 or 1	
TA register + TA' register < 0	MODULO 64 arithmetic is used to ensure that a positive value is loaded into the TX Counter A,
	i.e., TA register + TA' register + 40 HEX is loaded into TX Counter A.
RA register + RA' register = 0 or 1	Reprogram RX Counter A with RA register value
RA register - RA' register = 0 or 1	
RA register + RA' register = 0 or 1	MODULO 64 arithmetic is used to ensure that a positive value is loaded into RX Counter A,
	i.e., RA register + RA' register + 40 HEX is loaded into RX Counter A.
TA register = 0 or 1	AIC is shut down.
RA register = 0 or 1	
TA register < 4 in word mode	The AIC serial port no longer operates.
TA register < 5 in byte mode	
RA register < 4 in word mode	
RA register < 5 in byte mode	
TB register = 0 or 1	Reprogram TB register with 24 HEX
RB register = 0 or 1	Reprogram RB register with 24 HEX
AIC and DSP cannot communicate	Hold last DAC output

improper operation due to conversion times being too close together


If the difference between two successive D/A conversion frame syncs is less that 1/19.2 kHz, the AIC operates improperly. In this situation, the second D/A conversion frame sync occurs too quickly and there is not enough time for the ongoing conversion to be completed. This situation can occur if the A and B registers are improperly programmed or if the A + A' register or A - A' register result is too small. When incrementally adjusting the conversion period via the A + A' register options, the designer should be very careful not to violate this requirement (see following diagram).






asynchronous operation — more than one receive frame sync occurring between two transmit frame syncs

When incrementally adjusting the conversion period via the A+A' or A-A' register options, a specific protocol is followed. The command to use the incremental conversion period adjust option is sent to the AIC during a \overline{FSX} frame sync. The ongoing conversion period is then adjusted. However, either Receive Conversion Period A or B may be adjusted. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. Therefore, if there is sufficient time between t1 and t2, the receive conversion period adjustment will be performed during Receive Conversion Period A. Otherwise, the adjustment will be performed during Receive Conversion Period B. The adjustment command only adjusts one transmit conversion period and one receive conversion period. To adjust another pair of transmit and receive conversion periods, another command must be issued during a subsequent \overline{FSX} frame (see figure below).




asynchronous operation — more than one transmit frame sync occurring between two receive frame syncs

When incrementally adjusting the conversion period via the A+A' or A-A' register options, a specific protocol is followed. For both transmit and receive conversion periods, the incremental conversion period adjustment is performed near the end of the conversion period. The command to use the incremental conversion period adjust options is sent to the AIC during a \overline{FSX} frame sync. The ongoing transmit conversion period is then adjusted. However, three possibilities exist for the receive conversion period adjustment in the diagram as shown in the following figure. If the adjustment command is issued during Transmit Conversion Period A, Receive Conversion Period A will be adjusted if there is sufficient time between t1 and t2. Or, if there is not sufficient time between t1 and t2, Receive Conversion Period B will be adjusted. Or, the receive portion of an adjustment command may be ignored if the adjustment command is sent during a receive conversion period, which is already being or will be adjusted due to a prior adjustment command. For example, if adjustment commands are issued during Transmit Conversion Periods A, B, and C, the first two commands may cause Receive Conversion Periods A and B to be adjusted, while the third receive adjustment command is ignored. The third adjustment command is ignored since it was issued during Receive Conversion Period B, which already will be adjusted via the Transmit Conversion Period B adjustment command.



asynchronous operation — more than one set of primary and secondary DX serial communication occurring between two receive frame sync (see AIC DX Data Word Format section)

The TA, TA', TB, and control register information that is transmitted in the secondary communications is always accepted and is applied during the ongoing transmit conversion period. If there is sufficient time between t1 and t2, the TA, RA', and RB register information, which is sent during Transmit Conversion Period A, will be applied to Receive Conversion Period A. Otherwise, this information will be applied during Receive Conversion Period B. If RA, RA', and RB register information has already been received and is being applied during an ongoing conversion period, any subsequent RA, RA', or RB information that is received during this receive conversion period will be disregarded (see diagram below).



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC+ (see Note 1)	-0.3 V to 15 V
Supply voltage range, VDD	-0.3 V to 15 V
Output voltage range, Vo	-0.3 V to 15 V
Input voltage range, V _I	-0.3 V to 15 V
Digital ground voltage range	-0.3 V to 15 V
Operating free-air temperature range:TLC32040C, TLC32041C, TLC32042C	0°C to 70°C
TLC32040I, TLC32041I, TLC32042I	-40°C to 85°C
Storage temperature range	-40°C to 125°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTE 1: Voltage values for maximum ratings are with respect to VCC -.



recommended operating conditions

PARAMETE	MIN	NOM	MAX	UNIT		
Supply voltage, V _{CC+} (see Note 2)		4.75	5	5.25	V	
Supply voltage, V _{CC} (see Note 2)			- 5	- 5.25	V	
Digital supply voltage, V _{DD} (see Note 2)		4.75	5	5.25	V	
Digital ground voltage with respect to ANL	G GND, DGTL GND		0		٧	
Reference input voltage, Vref(ext) (see Note	e 2)	2		4	٧	
High-level input voltage, VIH			,	/ _{DD} + 0.3	V	
Low-level input voltage, V _{II} (see Note 3)				0.8	V	
Load resistance at OUT + and/or OUT - , R _I					Ω	
Load capacitance at OUT + and/or OUT -,	Load capacitance at OUT + and/or OUT - , CL			100	pF	
MSTR CLK frequency (see Note 4)		0.075	5	10.368	MHz	
Analog input amplifier common mode input voltage (see Note 5)				± 1.5	V	
A/D or D/A conversion rate				20	kHz	
	TLC32040C, TLC32041C, TLC32042C	0		70	°C	
Operating free-air temperature, TA	TLC320401, TLC320411, TLC320421	-40		85		

- NOTES: 2. Voltages at analog inputs and outputs, REF, V_{CC+} , and V_{CC-} , are with respect to the ANLG GND terminal. Voltages at digital inputs and outputs and V_{DD} are with respect to the DGTL GND terminal.
 - The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels and temperature only.
 - 4. The bandpass and low-pass switched-capacitor filter response specifications apply only when the switched-capacitor clock frequency is 288 kHz. For switched-capacitor filter clocks at frequencies other than 288 kHz, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.
 - 5. This range applies when (IN+ IN-) or (AUX IN+ AUX IN+) equals $\pm\,6$ V.

electrical characteristics over recommended operating free-air temperature range, VCC+=5 V, VCC-=-5 V, VDD=5 V (unless otherwise noted)

total device, MSTR CLK frequency = 5.184 MHz, outputs not loaded

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output voltage		$V_{DD} = 4.75 \text{ V}, I_{OH} = -300 \mu\text{A}$	2.4		0.4	V
VOL	Low-level output voltage		V _{DD} = 4.75 V, I _{OL} = 2 mA				v
loo .	Supply current from V _{CC+}	TLC3204_C				35	
ICC+		TLC3204_I	1			40	mA
lcc-	Supply current from V _{CC} -	TLC3204_C		1		-35	
- DD-		TLC3204_1				-40	mA
DD	Supply current from VDD		fMSTR CLK = 5.184 MHz			7	mA
V_{ref}	Internal reference output volta	ge		3		3.3	V
αVref	Temperature coefficient of inte reference voltage	ernal			200		ppm/°C
ro	Output resistance at REF			†	100		kΩ

receive amplifier input

	PARAMETER	TEST CONDITIONS	MIN TYPT	MAX	UNIT
	A/D converter offset error (filters bypassed)		25	65	mV
	A/D converter offset error (filters in)		25	65	mV
CMRR	Common-mode rejection ratio at IN+, IN-, or AUX IN+, AUX IN-	See Note 6	55		dB
rj	Input resistance at IN+, IN- or AUX IN+, AUX IN-, REF	ı	100		kΩ

transmit filter output

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V00	Output offset voltage at OUT + or OUT - (single-ended relative to ANLG GND)			15	75	m∨
Vом	Maximum peak output voltage swing across RL at OUT + or OUT - (single-ended)	$R_L \ge 300 \Omega$, Offset voltage = 0	±3			v
VOM	Maximum peak output voltage swing between OUT + and OUT - (differential output)	R _L ≥ 600 Ω	±6			v

 $^{^{\}dagger}$ All typical values are at $T_{A} = 25\,^{\circ}$ C.

NOTE 6: The test condition is a 0-dBm, 1-kHz input signal with an 8-kHz conversion rate.

electrical characteristics over recommended operating free-air temperature range, VCC+ = 5 V, $VCC_{-} = -5 \text{ V}, VDD = 5 \text{ V} \text{ (unless otherwise noted) (continued)}$

system distortion specifications, SCF clock frequency = 288 kHz

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Attenuation of second harmonic of	single-ended	$V_{in} = -0.5 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		70		dB
A/D input signal	differential	See Note 7	62	70		db
Attenuation of third and higher	single-ended	$V_{in} = -0.5 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		65		dB
harmonics of A/D input signal	differential	See Note 7	57	65		uь
Attenuation of second harmonic of	single-ended	$V_{in} = -0 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		70		dB
D/A input signal	differential	See Note 7	62	70		UB
Attenuation of third and higher	single-ended	$V_{in} = -0 \text{ dB to } -24 \text{ dB referred to } V_{ref}$		65		dB
harmonics of D/A input signal	differential	See Note 7	57	65		uв

A/D channel signal-to-distortion ratio

	TEST CONDITIONS	A _v = 1 [‡]	A _v = 2 [‡]	$A_V = 4^{\ddagger}$	UNIT
PARAMETER	(see Note 7)	MIN MAX	MIN MAX	MIN MAX	ONT
	$V_{in} = -6 \text{ dB to } -0.1 \text{ dB}$	58	> 58 §	> 58 [§]	
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58	58	>58 [§]	
	$V_{in} = -18 \text{ dB to } -12 \text{ dB}$	56	58	58	
	$V_{in} = -24 \text{ dB to } -18 \text{ dB}$	50	56	58	
A/D channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to } -24 \text{ dB}$	44	50	56	dB
	$V_{in} = -36 \text{ dB to } -30 \text{ dB}$	38	44	50	
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	32	38	44	
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	26	32	38]
	$V_{in} = -54 \text{ dB to } -48 \text{ dB}$	20	26	32	

D/A channel signal-to-distortion ratio

PARAMETER	TEST CONDITIONS (see Note 7)	MIN MAX	UNIT
	$V_{in} = -6 \text{ dB to 0 dB}$	58	
	$V_{in} = -12 \text{ dB to } -6 \text{ dB}$	58	
	$V_{in} = -18 \text{ dB to } -12 \text{ dB}$	56	
	$V_{in} = -24 \text{ dB to } -18 \text{ dB}$	50	
D/A channel signal-to-distortion ratio	$V_{in} = -30 \text{ dB to } -24 \text{ dB}$	44	dB
-	$V_{in} = -36 \text{ dB to } -30 \text{ dB}$	38	
	$V_{in} = -42 \text{ dB to } -36 \text{ dB}$	32	
	$V_{in} = -48 \text{ dB to } -42 \text{ dB}$	26	
	$V_{in} = -54 \text{ dB to } -48 \text{ dB}$	20	1

 $^{^{\}dagger}$ All typical values are at T_A = 25 °C.

[‡]A_V is the programmable gain of the input amplifier.

[§]A value > 58 is overrange and signal clipping occurs.

NOTE 7: The test condition is a 1-kHz input signal with an 8-kHz conversion rate (0 dB relative to V_{ref}). The load impedance for the DAC

gain and dynamic range

PARAMETER	TEST CONDITIONS	MIN T	гүрт	MAX	UNIT
Absolute transmit gain tracking error while transmitting into 600 Ω	 48 dB to 0 dB signal range, See Note 8 	±	0.05 ±	±0.15	dB
Absolute receive gain tracking error	 48 dB to 0 dB signal range, See Note 8 	±	0.05 ±	± 0.15	dB
Absolute gain of the A/D channel	Signal input is a = 0.5-dB, 1-kHz sinewave		0.2		dB
Absolute gain of the D/A channel	Signal input is a 0-dB, 1-kHz sinewave	-	-0.3		dB

 $^{^{\}dagger}$ All typical values are at $T_{A} = 25 \, ^{\circ}$ C.

NOTE 8: Gain tracking is relative to the absolute gain at 1 kHz and 0 dB (0 dB relative to V_{ref}).

power supply rejection and crosstalk attenuation

PARAMET	ER	TEST CONDITIONS	MIN TYPT MAX	UNIT
V _{CC+} or V _{CC-} supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30	
rejection ratio, receive channel	f = 30 kHz to 50 kHz	at 200 mV p-p measured at DR (ADC output)	45	dB
V _{CC+} or V _{CC-} supply voltage	f = 0 to 30 kHz	Idle channel, supply signal	30	<u> </u>
rejection ratio, transmit channel (single-ended)	f = 30 kHz to 50 kHz	at 200 mV p-p measured at OUT +	45	₫B
Crosstalk attenuation, transmit-to-receive (single-ended)			80	dB

delay distortion, SCF clock frequency = 288 kHz $\pm 2\%$, input (IN+ - IN-) is ± 3 -V sinewave

Please refer to filter response graphs for delay distortion specifications.

TLC32040 and TLC32041 bandpass filter transfer function (see curves), SCF clock frequency = 288 kHz $\pm 2\%$, input (IN + - IN -) is a ± 3 -V sinewave (see Note 9)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
		f = 100 Hz		-42	
\		f = 170 Hz		- 25	
Filter Gain	Input signal reference is 0 dB	300 Hz ≤ f ≤ 3.4 kHz	-0.5	0.5	₫B
(see Note 10)		f = 4 kHz		-16	
		f ≥ 4.6 kHz		- 58	

TLC32042 bandpass filter transfer function (see curves), SCF clock frequency = 288 kHz $\pm 2\%$, input (IN + - IN -) is a ± 3 -V sinewave (see Note 9)

PARAMETER	TEST CON	TEST CONDITIONS		MAX	UNIT
		f = 100 Hz		- 27	
		f = 170 Hz		- 2	
Filter Gain	Input signal reference is 0 dB	300 Hz ≤ f ≤ 3.4 kHz	-0.5	0.5	dB
(see Note 10)		f = 4 kHz		-16	
		f ≥ 4.6 kHz		- 58	

low-pass filter transfer function, SCF clock frequency = 288 kHz ±2% (see Note 9)

PARAMETER	TEST CONI	TEST CONDITIONS		MAX	UNIT
		f ≤ 3.4 kHz	-0.5	0.5	
Filter Gain		f = 3.6 kHz		-4	dB
(see Note 10)	Output signal reference is O dB	f = 4 kHz		- 30	ub.
		f ≥ 4.4 kHz		- 58	

serial port

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	I _{OH} = -300 μA	2.4			V
VOL	Low-level output voltage	IOL = 2 mA			0.4	V
li li	Input current				±10	μΑ
Cı	Input capacitance			15		pF
c _o	Output capacitance			15		pF

[†] All typical values are at TA = 25°C.

NOTES: 9. The above filter specifications are for a switched-capacitor filter clock range of 288 kHz ±2%. For switched-capacitor filter clocks at frequencies other than 288 kHz ±2%, the filter response is shifted by the ratio of switched-capacitor filter clock frequency to 288 kHz.

^{10.} The filter gain outside of the passband is measured with respect to the gain at 1 kHz. The filter gain within the passband is measured with respect to the average gain within the passband. The passbands are 300 to 3400 Hz and 0 to 3400 Hz for the bandpass and lowpass filters respectively.

operating characteristics over recommended operating free-air temperature range, $V_{CC+} = 5 \text{ V}$, $V_{CC-} = -5 \text{ V}$, $V_{DD} = 5 \text{ V}$

noise (measurement includes low-pass and bandpass switched-capacitor filters)

PARAMETER		TEST CONDITIONS	TYP	MAX	UNIT
single-ended			200		μV rms
Transmit noise	differential	DX input = 00000000000000, constant input code	300	500	μV rms
			20		dBrnc0
Receive noise (see Note 11)		Inputs grounded, gain = 1		475	μV rms
					dBrnc0

timing requirements

serial port recommended input signals

	PARAMETER	MIN	MAX	UNIT
tc(MCLK)	Master clock cycle time	95		ns
tr(MCLK)	Master clock rise time		10	ns
tf(MCLK)	Master clock fall time		10	ns
	Master clock duty cycle	42%	58%	
	RESET pulse duration (see Note 12)	800		ns
^t su(DX)	DX setup time before SCLK1	20		
th(DX)	DX hold time after SCLK↓	tc(SCLK)/4		ns

NOTES: 11. This noise is referred to the input with a buffer gain of one. If the buffer gain is two or four, the noise figure will be correspondingly reduced. The noise is computed by statistically evaluating the digital output of the A/D converter.

12. RESET pulse duration is the amount of time that the reset pin is held below 0.8 V after the power supplies have reached their recommended values.

serial port-AIC output signals, C_L = 30 pF for SHIFT CLK output, C_L = 15 pF for all other outputs

	PARAMETER	MiN	TYP	MAX	UNIT
tc(SCLK)	Shift clock (SCLK) cycle time	380			ns
tf(SCLK)	Shift clock (SCLK) fall time		3	8	ns
tr(SCLK)	Shift clock (SCLK) rise time		3	8	ns
	Shift clock (SCLK) duty cycle	45		55	- %
[†] d(CH-FL)	Delay from SCLK↑ to FSR/FSX/FSD↓		30		ns
td(CH-FH)	Delay from SCLKf to FSR/FSX/FSDf		35	90	ns
td(CH-DR)	DR valid after SCLK†			90	ns
^t dw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode			90	ns
t _{dw(CH-EH)}	Delay from SCLK† to EODX/EODR† in word mode			90	ns
tf(EODX)	EODX fall time		2	8	ns
tf(EODR)	EODR fall time			- 8	ns
tdb(CH-EL)	Delay from SCLKf to EODX/EODR↓ in byte mode			90	ns
tdb(CH-EH)	Delay from SCLK1 to EODX/EODR1 in byte mode			90	
td(MH-SL)	Delay from MSTR CLK↑ to SCLK↓		65	170	ns
td(MH-SH)	Delay from MSTR CLK1 to SCLK1		65	170	ns

[†]Typical values are at $T_A = 25$ °C.



operating characteristics over recommended operating free-air temperature range, $VCC_+ = 5 \text{ V}$, $VCC_- = -5 \text{ V}$, $VDD_- = 5 \text{ V}$ (continued)

serial port - AIC output signals


	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t _c (SCLK)	Shift clock (SCLK) cycle time		380			ns
t _f (SCLK)	Shift clock (SCLK) fall time				50	ns
tr(SCLK)	Shift clock (SCLK) rise time				50	ns
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Shift clock (SCLK) duty cycle		45		55	%
td(CH-FL)	Delay from SCLK↑ to FSR/FSX↓	C _L = 50 pF			52	ns
td(CH-FH)	Delay from SCLK1 to FSR/FSX1	C _L = 50 pF			52	ns
td(CH-DR)	DR valid after SCLK1				90	ns
tdw(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in word mode				90	ns
tdw(CH-EH)	Delay from SCLK1 to EODX/EODR1 in word mode				90	ns
tf(EODX)	EODX fall time				15	ns
tf(EODR)	EODR fall time				15	ns
tdb(CH-EL)	Delay from SCLK↑ to EODX/EODR↓ in byte mode				100	ns
tdb(CH-EH)	Delay from SCLK1 to EODX/EODR1 in byte mode				100	ns
td(MH-SL)	Delay from MSTR CLK↑ to SCLK↓			65		ns
td(MH-SH)	Delay from MSTR CLK† to SCLK†			65		ns

[†]Typical values are at T_A = 25 °C.

TABLE 2. GAIN CONTROL TABLE (ANALOG INPUT SIGNAL REQUIRED FOR FULL-SCALE A/D CONVERSION)

	CONTROL REGISTER BITS		ANALOG INPUT‡	A/D CONVERSION	
INPUT CONFIGURATIONS	d 6	d7	ANALOG INPOT	RESULT	
Differential configuration	1	1	±6 V	full-scale	
Analog input = IN + - IN -	0	0			
= AUX IN+ - AUX IN-	1	0	± 3 V	full-scale	
	0	1	± 1.5 V	full-scale	
Single-ended configuration	1	1	±3 V	half-scale	
Analog input = IN + - ANLG GND	0	0			
= AUX IN+ - ANLG GND	1	0	± 3 V	full-scale	
	0	1	± 1.5 V	full-scale	

[‡] In this example, V_{ref} is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed 0.1 dB below full scale.




 $R_{fb} = R \text{ for } d6 = 1, d7 = 1$ d6 = 0, d7 = 0

 $R_{fb} = 2R \text{ for } d6 = 1, d7 = 0$

 $R_{fb} = 4R \text{ for } d6 = 0, d7 = 1$

FIGURE 1. IN + AND IN - GAIN CONTROL CIRCUITRY



 $R_{fb} = R \text{ for } d6 = 1, d7 = 1$ d6 = 0, d7 = 0

 $R_{fb} = 2R \text{ for } d6 = 1, d7 = 0$

 $R_{fb} = 4R \text{ for } d6 = 0, d7 = 1$

FIGURE 2. AUX IN + AND AUX IN GAIN CONTROL CIRCUITRY



sin x/x correction section

The AIC does not have sin x/x correction circuitry after the digital-to-analog converter. Sin x/x correction can be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are shown below, are typical of the numerical correction accuracy that can be achieved for sample rates of interest. The filter requires only seven instruction cycles per sample on the TMS320 DSPs. With a 200-ns instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper edge of the 300–3000-Hz band.

sin x/x roll-off for a zero-order hold function

The $\sin x/x$ roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various sampling rates is shown in the table below.


TABLE 3. sin x/x ROLL-OFF

f _S (Hz)	$20 \log \frac{\sin \pi f/f_S}{\pi f/f_S}$ (f = 3000 Hz) (dB)	
7200	-2.64	
8000	-2.11	
9600	- 1.44	
14400	-0.63	
19200	-0.35	

Note that the actual AIC $\sin x/x$ roll-off will be slightly less than the above figures, because the AIC has less than a 100-% duty cycle hold interval.

correction filter

To compensate for the $\sin x/x$ roll-off of the AIC, a first-order correction filter shown below, is recommended.



The difference equation for this correction filter is:

$$y_{i+1} = p2(1-p1)(u_{i+1})+p1y_{i}$$

where the constant p1 determines the pole locations.

The resulting squared magnitude transfer function is:

$$|H(f)|^2 = \frac{p2^2 (1-p1)^2}{1 - 2p1 \cos(2 \pi f/f_S) + p1^2}$$



correction results

Table 4 below shows the optimum p values and the corresponding correction results for 8000-Hz and 9600-Hz sampling rates.

TABLE 4

	ERROR (dB) f _s = 8000 Hz	ERROR (dB) fs = 9600 Hz		
f (Hz)	p1 = -0.14813	p1 = -0.1307		
	p2 = 0.9888	p2 = 0.9951		
300	-0.099	-0.043		
600	-0.089	-0.043		
900	- 0.054	0		
1200	-0.002	0		
1500	0.041	0		
1800	0.079	0.043		
2100	0.100	0.043		
2400	0.091	0.043		
2700	-0.043	0		
3000	-0.102	-0.043		


TMS320 software requirements

The digital correction filter equation can be written in state variable form as follows:


$$Y = k1Y + k2U$$

where k1 equals p1 (from the preceding page), k2 equals (1-p1)p2 (from the preceding page), Y is the filter state, and U is the next I/O sample. The coefficients k1 and k2 must be represented as 16-bit integers. The SACH instruction (with the proper shift) will yield the correct result. With the assumption that the TMS320 processor page pointer and memory configuration are properly initialized, the equation can be executed in seven instructions or seven cycles with the following program:

ZAC LT K2 MPY U LTA K1 MPY Y APAC SACH (dma), (shift)



word-mode timing



shift-clock timing




FIGURE 3. SERIAL PORT TIMING






FIGURE 4. TMS32010-TLC32040/TLC32041/TLC32042 INTERFACE CIRCUIT








NOTES: A. Maximum relative delay (0 Hz to 600 Hz) = 125 μ s.

- B. Maximum relative delay (600 Hz to 3000 Hz) = $\pm 50 \mu s$.
- C. Absolute delay (600 Hz to 3000 Hz) = 700 μ s.
- D. Test conditions are V_{CC+}, V_{CC-}, and V_{DD} within recommended operating conditions, SCF clock f = 288 kHz ±2%, input = ±3-V sinewave, and T_A = 25°C.

FIGURE 6




NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350 μ s.

- B. Maximum relative delay (600 Hz to 3000 Hz) = $\pm 50~\mu s$.
- C. Absolute delay (600 Hz to 3000 Hz) = 1230 μ s
- D. Test conditions are V_{CC+} , V_{CC-} , and V_{DD} within recommended operating conditions, SCF clock f = 288 kHz $\pm 2\%$, input = ± 3 -V sinewave, and T_A = 25 °C.

FIGURE 7

5-63




NOTES: A. Maximum relative delay (200 Hz to 600 Hz) = 3350 μ s.


B. Maximum relative delay (600 Hz to 3000 Hz) = $\pm 50 \mu s$.

C. Absolute delay (600 Hz to 3000 Hz) = 1080 μ s.

D. Test conditions are V_{CC+} , V_{CC-} , and V_{DD} within recommended operating conditions, SCF clock f = 288 kHz $\pm 2\%$, input = ± 3 -V sinewave, and T_A = $25\,^{\circ}C$.


FIGURE 8






A/D GAIN TRACKING

D/A CONVERTER SIGNAL-TO-DISTORTION RATIO



D/A GAIN TRACKING
vs
(GAIN RELATIVE TO GAIN
AT 0 dB INPUT SIGNAL)

FIGURE 10



NOTE: Test conditions are V_{CC+} , V_{CC-} , and V_{DD} within recommended operating conditions set clock f=288 kHz $\pm 2\%$, and $T_{A}=25$ °C.



ATTENUATION OF SECOND HARMONIC OF A/D INPUT




FIGURE 13

ATTENUATION OF THIRD HARMONIC OF A/D INPUT




FIGURE 14

ATTENUATION OF SECOND HARMONIC OF D/A INPUT




FIGURE 15

ATTENUATION OF THIRD HARMONIC OF D/A INPUT





FIGURE 16


NOTE: Test conditions are V_{CC+} , V_{CC-} , and V_{DD} within recommended operating conditions set clock f = 288 kHz \pm 2%, and $T_A=25\,^{\circ}C$.

TYPICAL APPLICATION INFORMATION



 $C = 0.2 \mu F$, CERAMIC

FIGURE 17. AIC INTERFACE TO THE TMS32020/C25 SHOWING DECOUPLING CAPACITORS AND SCHOTTKY DIODE[†]



FOR: V_{CC} = 12 V, R = 7200 Ω V_{CC} = 10 V, R = 5600 Ω V_{CC} = 5 V, R = 1600 Ω

FIGURE 18. EXTERNAL REFERENCE CIRCUIT FOR TLC32041

[†]Thomson Semiconductors