

# IR3823A IPOL

## 3 A single-voltage synchronous Buck regulator

### Features

- Single 4.3 V to 17 V application
- Precision Reference Voltage (0.6 V +/-0.5%)
- Enhanced Fast COT engine stable with Ceramic Output Capacitors and No External Compensation
- Optional Forced Continuous Conduction Mode or Diode Emulation for Enhanced Light Load Efficiency
- Programmable Switching Frequency from 600 kHz to 2 MHz
- Enable input with Voltage Monitoring Capability & Power Good Output
- Monotonic Start-Up with Two Selectable Soft Start time & Enhanced Pre-Bias Start up
- Thermally compensated Internal Over Current Protection
- Thermal Shut Down
- Operating Junction Temp:  $-40\text{ }^{\circ}\text{C} < T_j < 125\text{ }^{\circ}\text{C}$
- Small Size: 3.5 mm x 3.5 mm PQFN
- Halogen-free and RoHS Compliant

### Potential applications

- Server Applications
- Storage Applications
- Telecom & Datacom Applications
- Distributed Point of Load Power Architectures

### Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22

### Description

The IR3823A is an easy-to-use, fully integrated dc - dc Buck regulator. The onboard PWM controller and MOSFETs with integrated bootstrap diode make IR3823A a small footprint solution, providing high-efficiency power delivery. Furthermore, it uses a fast Constant On-Time (COT) control scheme, which simplifies design efforts and provides fast control response.

The IR3823A has an internal low dropout voltage regulator, allowing operation with a single supply. The IR3823A is a versatile regulator, offering programmable switching frequency from 600 kHz to 2 MHz, two selectable soft start times, Forced Continuous Conduction Mode (FCCM) and Diode Emulation Mode (DEM) operation.

It also features important protection functions, such as pre-bias start-up, thermally compensated current limit, over voltage and under voltage protection, and thermal shutdown to give required system level security in the event of fault conditions.

## Table of contents

<b>Features</b> .....	<b>1</b>
<b>Potential applications</b> .....	<b>1</b>
<b>Product validation</b> .....	<b>1</b>
<b>Description</b> .....	<b>1</b>
<b>Table of contents</b> .....	<b>2</b>
<b>1 Ordering information</b> .....	<b>4</b>
<b>2 Functional block diagram</b> .....	<b>5</b>
<b>3 Typical application diagram</b> .....	<b>6</b>
<b>4 Pin descriptions</b> .....	<b>7</b>
<b>5 Absolute maximum ratings</b> .....	<b>8</b>
<b>6 Thermal characteristics</b> .....	<b>9</b>
6.1 Thermal Characteristics .....	9
<b>7 Electrical specifications</b> .....	<b>10</b>
7.1 Recommended operating conditions .....	10
7.2 Electrical characteristics .....	11
<b>8 Typical efficiency and power loss curves</b> .....	<b>14</b>
8.1 $P_{V_{in}} = V_{in} = 12\text{ V}, F_{sw} = 600\text{ kHz}$ .....	14
8.2 $P_{V_{in}} = V_{in} = 12\text{ V}, F_{sw} = 800\text{ kHz}$ .....	15
8.3 $P_{V_{in}} = V_{in} = 12\text{ V}, F_{sw} = 1000\text{ kHz}$ .....	16
<b>9 Thermal de-rating curves</b> .....	<b>17</b>
<b>10 <math>R_{DS(ON)}</math> of MOSFET over temperature</b> .....	<b>18</b>
<b>11 Typical operating characteristics (<math>-40\text{ °C} \leq T_j \leq +125\text{ °C}</math>)</b> .....	<b>19</b>
<b>12 Theory of operation</b> .....	<b>21</b>
12.1 Fast Constant On-Time Control .....	21
12.2 Enable .....	21
12.3 FCCM and DEM Operation .....	22
12.4 Pseudo-Constant Switching Frequency .....	22
12.5 Soft-start .....	23
12.6 Pre-bias Start-up .....	23
12.7 Internal Low - Dropout (LDO) Regulator .....	24
12.8 Over Current Protection (OCP) .....	24
12.9 Under Voltage Protection (UVP) .....	25
12.10 Over Voltage Protection (OVP) .....	25
12.11 Over Temperature Protection (OTP) .....	26
12.12 Power Good (PGood) Output .....	26
12.13 Minimum ON - Time and Minimum OFF - Time .....	26
12.14 Selection of Feedforward Capacitor and Feedback Resistors .....	27
12.15 Resistors for Configuration Pins .....	28
<b>13 Design example</b> .....	<b>29</b>
13.1 Enabling the IR3823A .....	29
13.2 Programming the Switching Frequency and Operation Mode .....	29
13.3 Selecting Input Capacitors .....	29
13.4 Inductor Selection .....	30
13.5 Output Capacitor Selection .....	30

Table of contents

13.6	Output Voltage Programming.....	31
13.7	Feedforward Capacitor .....	31
13.8	Bootstrap Capacitor .....	31
13.9	Vin and VCC/LDO bypass Capacitor.....	31
<b>14</b>	<b>Application information .....</b>	<b>32</b>
14.1	Application Diagram.....	32
14.2	Typical Operating Waveforms.....	32
<b>15</b>	<b>Layout recommendations .....</b>	<b>35</b>
15.1	Solder mask .....	35
15.2	Stencil design .....	36
<b>16</b>	<b>Package .....</b>	<b>38</b>
16.1	Marking Information .....	38
16.2	Dimensions .....	38
<b>17</b>	<b>Environmental qualifications .....</b>	<b>40</b>
	<b>Revision history.....</b>	<b>41</b>

Ordering information

# 1 Ordering information

## 1. Ordering Information

Base Part Number	Package Type	Standard Pack Form and Qty	Orderable Part Number
IR3823AMTRPBF	PQFN 3.5 mm x 3.5 mm	Tape and Reel	4000
			IR3823AMTRPBFXUMA1

Packing type	Tape & Reel
Moisture protection packing	Dry
Packing size	330 mm

Halogen Free	Yes
RoHS compliant	Yes
Total lead free	Yes




Figure 1 Package Top View

## 2 Functional block diagram




Figure 2 Block diagram

### 3 Typical application diagram




Figure 3 IR3823A basic application circuit

## Pin descriptions

## 4 Pin descriptions

Note: I = Input, O = Output

Pin#	Pin Name	I/O	Type	Pin Description
1	FB	I	Analog	Output voltage feedback pin. Connect this pin to the output of the regulator via a resistor divider to set the output voltage.
2	SS	I	Analog	Connect this pin to VCC/Float or GND to select Soft-Start time from 2 options (see Table 5 Configuration for SS Pin).
3	NC	-	No connect	This pin must be left floating. Note: Pin 3 is internally connected.
4, 9, 13, 16	AGND	-	Ground	Signal ground for the internal reference voltage and control circuitry. AGND and PGND are not internally connected. AGND and PGND must be connected on the PCB with a single ground connection.
5	TON/MODE	I	Analog	Multi-function pin. This pin sets the switching frequency to 1 of 8 settings and sets the mode of operation to FCCM or DEM by connecting a resistor to ground.
6	PGood	O	Analog	Power Good status output pin is open drain. Connect a pull up resistor from this pin to VCC/LDO or to an external bias voltage, e.g. 3.3 V.
7	Vin	I	Power	Vin is the input voltage for the Internal LDO and it should always be connected to PVin; also forms input to feedforward block. A 4.7 $\mu$ F capacitor should be connected between this pin and PGND.
8	VCC/LDO	O	Power	Output of the internal LDO. A ceramic capacitor valued between 2.2 $\mu$ F and 10 $\mu$ F is recommended for use between VCC/LDO and the Power ground (PGND).
10	PGND	-	Ground	Power ground. This pin should be connected to the system's power ground plane. Bypass capacitors between PVin and PGND should be connected very close to PVin pin and this pin.
11	SW	O	Power	Switch node. This pin is connected to the output inductor.
12	PVin	I	Power	Input voltage for power stage. Bypass capacitors between PVin and PGND should be connected very close to this pin and PGND.
14	BOOT	I	Analog	Supply voltage for the high side driver. Connect this pin to the SW pin through a bootstrap capacitor.
15	En	I	Analog	Enable pin to turn the IC on and off.

## Absolute maximum ratings

## 5 Absolute maximum ratings

## Absolute maximum ratings

Description	Min	Max	Unit	Conditions
PVin, Vin, En to PGND	-0.3	25	V	Note 1
PVin to SW	-0.3 V(dc), below -5 V for 5 ns	25	V	
VCC/LDO to PGND	-0.3	6	V	Note 1
BOOT to PGND	-0.3 V(dc), below -0.3 V for 5 ns	29	V	Note 1
SW to PGND	-0.3 (dc), below -5 V for 5 ns	25	V	Note 1
BOOT to SW	-0.3	6	V	
FB, PGood, TON/MODE and SS to AGND	-0.3	6	V	Note 1
PGND to AGND	-0.3	0.3	V	
Storage Temperature Range	-55	150	°C	
Junction Temperature Range	-40	150	°C	

Note:

1. PGND and AGND pin are connected together

**Attention:** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied.



## 6 Thermal characteristics

### 6.1 Thermal Characteristics

Description	Symbol	Values	Test Conditions
Junction to Ambient Thermal Resistance	$\theta_{JA}$	37.4 °C/W	Note 2
Junction to PCB Thermal Resistance	$\theta_{JC-PCB}$	10.1 °C/W	
Junction to Case Top Thermal Resistance	$\theta_{JC}$	120 °C/W	

Note:

- $\theta_{JA}$  is tested in still air on IR3823A evaluation board. The board uses a 4-layer 2.6" x 2.2" FR4 PCB.

## 7 Electrical specifications

### 7.1 Recommended operating conditions

Description	Min	Max	Unit	Note
PV <sub>in</sub> Voltage Range	4.5	17	V	Note 3, Note 4 & 7
Typical Output Voltage Range	0.6	6	V	Note 5, Note 6
Continuous Output Current Range		3	A	Note 6
Typical Switching Frequency	600	2000	kHz	Note 7
Operating Junction Temperature	-40	125	°C	

Note:

- A common practice is to have 20% margin on the maximum SW node voltage in the design. A 2Ω resistor in series with the BOOT pin is recommended for PV<sub>in</sub> ≥ 13.2 V to ensure the maximum SW node spike voltage does not exceed 20 V. Alternatively, an RC snubber can be used at the SW node to reduce the SW node spike.
- For single-rail applications with PV<sub>in</sub> = V<sub>in</sub> = 4.3 V-5.4 V, the internal LDO may enter dropout mode. OCP limits can be reduced due to the lower VCC voltage.
- The maximum output voltage is limited by the minimum off-time. Please refer to [Section 12.13](#) for details. Also note that OCP limit may be degraded when off-time is close to the minimum off-time.
- Maximum output current capability can be reduced at elevated ambient temperatures. Lower VCC voltage can result in higher R<sub>DS(ON)</sub> and therefore require more thermal derating.
- The maximum LDO output current must be limited to 50 mA or less for operations requiring the full operating temperature range of -40 °C ≤ T<sub>J</sub> ≤ 125 °C. Thermal derating may be needed for operation at elevated ambient temperatures to ensure the junction temperature remains within the recommended operating range.

## Electrical specifications

## 7.2 Electrical characteristics

Note: Unless otherwise specified, the specifications apply over  $4.5\text{ V} \leq V_{in} = P_{Vin} \leq 17\text{ V}$ ,  $0\text{ }^{\circ}\text{C} < T_j < 125\text{ }^{\circ}\text{C}$ . Typical values are specified at  $T_a = 25\text{ }^{\circ}\text{C}$ .

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>Power Stage</b>						
Top Switch	$R_{DS(on)_{Top}}$	$V_{BOOT} - V_{SW} = 5.0\text{ V}$ , $T_j = 25\text{ }^{\circ}\text{C}$		43		m $\Omega$
Bottom Switch	$R_{DS(on)_{Bot}}$	$V_{CC} = 5.0\text{ V}$ , $T_j = 25\text{ }^{\circ}\text{C}$		29.5		
Bootstrap Forward Voltage		$I(\text{Boot}) = 25\text{ mA}$		370	600	mV
SW float voltage	$V_{SW}$	En = 0 V			300	mV
		En = high, No Switching			300	
Dead Band Time	$T_{db}$	SW node rising edge, Note 8		10		ns
		SW node falling edge, Note 8		10		ns
<b>Supply Current</b>						
Vin Supply Current (standby)	$I_{in(Standby)}$	En = Low, No Switching		4	10	$\mu\text{A}$
Vin Supply Current (static)	$I_{in(Static)}$	En = 2 V, No Switching		2.3	4	mA
<b>Soft Start</b>						
Soft Start time	SS time	SS = GND	0.7	1	1.5	ms
		SS = VCC/Floating	2.8	4	6	
<b>Feedback Voltage</b>						
Feedback Voltage	$V_{FB}$			0.6		V
Accuracy		$0\text{ }^{\circ}\text{C} < T_j < 85\text{ }^{\circ}\text{C}$ , Note 9	-0.5		+0.5	%
		$-40\text{ }^{\circ}\text{C} < T_j < 125\text{ }^{\circ}\text{C}$ , Note 9	-1		1	
$V_{FB}$ Input Current	$I_{V_{FB}}$	$V_{FB} = 0.6\text{ V}$ , $T_j = 25\text{ }^{\circ}\text{C}$	-0.15	0	+0.15	$\mu\text{A}$
<b>On-Time Timer Control</b>						
On Time	$T_{on}$	$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 0 k $\Omega$ , 10.5 k $\Omega$ , Note 10		152		ns
		$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 1.5 k $\Omega$ , 12.1 k $\Omega$ , Note 10		114		
		$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 2.49 k $\Omega$ , 14 k $\Omega$ , Note 10		91.5		
		$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 3.48 k $\Omega$ , 16.2 k $\Omega$ , Note 10		77		
		$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 4.53 k $\Omega$ , 18.7 k $\Omega$ , Note 10		66.5		
		$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 5.76 k $\Omega$ , 21.5 k $\Omega$ , Note 10		58.5		
		$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 7.32 k $\Omega$ , 24.9 k $\Omega$ , Note 10		52		
		$V_{in} = 12\text{ V}$ , $V_o = 1\text{ V}$ , TON/MODE = 8.87 k $\Omega$ , 28.7 k $\Omega$ , Note 10		47		

## Electrical specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
		Vin = 12 V, Vo = 1 V, TON/MODE = Floating, Note 10		114		
Minimum On-Time	T <sub>on (Min)</sub>	Vin = 12 V, Vo = 0 V		23	32	ns
Minimum Off-Time	T <sub>off (Min)</sub>	T <sub>j</sub> = 25 °C, V <sub>FB</sub> = 0 V		270	360	ns
<b>VCC LDO Output</b>						
Output Voltage	VCC	5.5 V ≤ Vin ≤ 17 V, when I <sub>cc</sub> = 50 mA, C <sub>load</sub> = 2.2 μF	4.7	5.0	5.3	V
VCC Dropout	VCC_drop	Vin = 4.3 V, I <sub>cc</sub> = 50 mA, C <sub>load</sub> = 2.2 μF			300	mV
Short Circuit Current	I <sub>short</sub>	5.5 V ≤ Vin ≤ 17 V		90		mA
<b>Under Voltage Lockout</b>						
VCC-Start Threshold	V <sub>cc_UVLO_Start</sub>	VCC Rising Trip Level	3.8	4.0	4.2	V
VCC-Stop Threshold	V <sub>cc_UVLO_Stop</sub>	VCC Falling Trip Level	3.6	3.8	4.0	
Enable-Start-Threshold	En_UVLO_Start	ramping up	1.14	1.2	1.36	V
Enable-Stop-Threshold	En_UVLO_Stop	ramping down	0.9	1	1.06	
Input Impedance	R <sub>EN</sub>		500	915	1500	kΩ
<b>Over Current Limit</b>						
Current Limit Threshold (Valley Current)	I <sub>oc</sub>	T <sub>j</sub> = 25 °C, VCC = 5.0 V	3.3	4.5	5.4	A
<b>Over Voltage Protection</b>						
OVP Trip Threshold	OVP_Vth	FB Rising	115	121	125	% V <sub>ref</sub>
		FB Falling, OVP hysteresis	110	115	120	
OVP Protection Delay	OVP_Tdly			4.0		μs
<b>Under Voltage Protection</b>						
UVP Trip Threshold	UVP_Vth	FB Falling	65	70	75	% V <sub>ref</sub>
UVP Protection Delay	UVP_Tdly			5		μs
Hiccup Blanking Time	T <sub>blk_Hiccup</sub>			20		ms
<b>Power Good</b>						
Pgood Turn on Threshold	VPG (upper)	FB Rising	85	91	95	% V <sub>ref</sub>
Pgood Turn off Threshold	VPG (lower)	FB Falling	80	84	90	% V <sub>ref</sub>
Pgood Sink Current	I <sub>PG</sub>	PGood = 0.5 V, En = 2 V	2.5	5		mA
Pgood Voltage Low	V <sub>PG (low)</sub>	Vin = VCC = 0 V, R <sub>pull-up</sub> = 50 kΩ to 3.3 V		0.3	0.5	V
Pgood Turn on Delay	V <sub>PG (on)_Dly</sub>	FB Rising, see VPG (upper)		2.5		ms
Pgood Comparator Delay	V <sub>PG (comp)_Dly</sub>	FB < VPG (lower) or FB > VPG (upper)	1	2	3.5	μs
Pgood Open Drain Leakage Current		PGood = 3.3 V			1	μA
<b>Thermal Shutdown</b>						
Thermal Shutdown		Note 8		140		°C
Hysteresis		Note 8		20		

### Electrical specifications

Note:

8. *Guaranteed by construction and not tested in production.*
9. *Cold temperature performance is guaranteed via correlation using statistical quality control. Not tested in production.*
10. *Ton is trimmed so that the target switching frequency is achieved at around 1.5 A load current.*


## 8 Typical efficiency and power loss curves

### 8.1 $P_{V_{in}} = V_{in} = 12\text{ V}, F_{sw} = 600\text{ kHz}$

$P_{V_{in}} = V_{in} = 12\text{ V}$ ,  $V_{CC} = \text{Internal LDO}$ ,  $I_o = 0\text{ A} - 3\text{ A}$ ,  $F_{sw} = 600\text{ kHz}$ , Room Temperature, No Air Flow. Note that the efficiency and power loss curves include losses of the IR3823A, inductor losses, losses of the input and output capacitors, and PCB trace losses. The table below shows the inductors used for each of the output voltages in the efficiency measurement.

**Table 1 Inductors for  $P_{V_{in}} = V_{in} = 12\text{ V}, F_s = 600\text{ kHz}$**

Vout (V)	Lout (nH)	P/N	DCR (mΩ)	Size (mm)
1.0	1000	XFL4020-102ME	10.8	4.0 x 4.0 x 2.1
1.2	1500	XFL4020-152ME	14.4	4.0 x 4.0 x 2.1
1.8	1500	XFL4020-152ME	14.4	4.0 x 4.0 x 2.1
3.3	2200	XFL4020-222ME	21.35	4.0 x 4.0 x 2.1
5.0	2200	XFL4020-222ME	21.35	4.0 x 4.0 x 2.1




Typical efficiency and power loss curves

8.2  $P_{Vin} = V_{in} = 12\text{ V}$ ,  $F_{sw} = 800\text{ kHz}$

$P_{Vin} = V_{in} = 12\text{ V}$ ,  $V_{CC} = \text{Internal LDO}$ ,  $I_o = 0\text{ A} - 3\text{ A}$ ,  $F_{sw} = 800\text{ kHz}$ , Room Temperature, No Air Flow. Note that the efficiency and power loss curves include losses of the IR3823A, inductor losses, losses of the input and output capacitors, and PCB trace losses. The table below shows the inductors used for each of the output voltages in the efficiency measurement.

Table 2 Inductors for  $P_{Vin} = V_{in} = 12\text{ V}$ ,  $F_{sw} = 800\text{ kHz}$

Vout (V)	Lout (nH)	P/N	DCR (mΩ)	Size (mm)
1.0	1000	XFL4020-102ME	10.8	4.0 x 4.0 x 2.1
1.2	1500	XFL4020-152ME	14.4	4.0 x 4.0 x 2.1
1.8	1500	XFL4020-152ME	14.4	4.0 x 4.0 x 2.1
3.3	2200	XFL4020-222ME	21.35	4.0 x 4.0 x 2.1
5.0	2200	XFL4020-222ME	21.35	4.0 x 4.0 x 2.1



# IR3823A IPOL

## 3 A single-voltage synchronous Buck regulator


### Typical efficiency and power loss curves

#### 8.3 $P_{Vin} = V_{in} = 12\text{ V}$ , $F_{sw} = 1000\text{ kHz}$

$P_{Vin} = V_{in} = 12\text{ V}$ ,  $V_{CC} = \text{Internal LDO}$ ,  $I_o = 0\text{ A} - 3\text{ A}$ ,  $F_{sw} = 1000\text{ kHz}$ , Room Temperature, No Air Flow. Note that the efficiency and power loss curves include losses of the IR3823A, inductor losses, losses of the input and output capacitors, and PCB trace losses. The table below shows the inductors used for each of the output voltages in the efficiency measurement.

**Table 3 Inductors for  $P_{Vin} = V_{in} = 12\text{ V}$ ,  $F_{sw} = 1000\text{ kHz}$**

Vout (V)	Lout (nH)	P/N	DCR (mΩ)	Size (mm)
1.0	1000	XFL4020-102ME	10.8	4.0 x 4.0 x 2.1
1.2	1500	XFL4020-152ME	14.4	4.0 x 4.0 x 2.1
1.8	1500	XFL4020-152ME	14.4	4.0 x 4.0 x 2.1
3.3	2200	XFL4020-222ME	21.35	4.0 x 4.0 x 2.1
5.0	2200	XFL4020-222ME	21.35	4.0 x 4.0 x 2.1





## 9 Thermal de-rating curves

Measurement is done on IR3823A evaluation board at 200 LFM. The PCB is a 4-layer board with 1.8 oz. copper for top and bottom layers and 2 oz. copper for the inner layers, FR4 material, size 2.2" x 2.6".




Figure 4 Thermal derating curves, PVin = 12 V, Vout = 1.2 V/3.3 V/5 V, fsw = 800 kHz, VCC = Internal LDO

### 10 R<sub>DS(ON)</sub> of MOSFET over temperature






Figure 5 R<sub>DS(on)</sub> of MOSFETs over Junction Temperature

### 11 Typical operating characteristics (-40 °C ≤ Tj ≤ +125 °C)






Figure 6 Typical operating characteristics


## 12 Theory of operation

### 12.1 Fast Constant On-Time Control

The IR3823A features a proprietary fast Constant On-Time (COT) Control, which can provide fast load transient response, good output regulation and minimize design effort. Fast COT control compares the output voltage,  $V_o$ , to a floor voltage combined with an internal ramp signal. When  $V_o$  drops below that signal, a PWM signal is initiated to turn on the high-side FET for a fixed on-time. The floor voltage is generated from an internally-compensated error amplifier, which compares  $V_{out}$  with a reference voltage. Compared to the traditional COT control, fast COT control significantly improves  $V_{out}$  regulation.

### 12.2 Enable

En pin controls the on/off state of the IR3823A. An internal Under Voltage Lock-Out (UVLO) circuit monitors the En voltage. When the En voltage is above an internal threshold, the internal LDO starts to ramp up. When the VCC/LDO voltage rises above the VCC\_UVLO\_Start threshold, the soft-start sequence starts. The En pin can be configured in three ways, as shown in **Figure 7**. With configuration 2, the Enable signal is derived from the PVin voltage by a resistor divider,  $R_{EN1}$  and  $R_{EN2}$ . By selecting different divider ratios, users can program a UVLO threshold for the bus voltage. This is a very desirable feature because it prevents the IR3823A from operating until PVin is higher than a desired voltage level. For some space-constrained designs, the En pin can be directly connected to PVin without using the external resistor divider, as shown in Configuration 3. The EN pin should not be left floating. A pull-down resistor in the range of tens of kilohms is recommended. **Figure 8** illustrates the corresponding start-up sequences with three EN configurations.



**Figure 7 Enable Configurations**

Theory of operation




Figure 8 Start-up sequence

### 12.3 FCCM and DEM Operation

The IR3823A offers two operation modes: Forced Continuous Conduction Mode (FCCM) and Diode Emulation Mode (DEM). With FCCM, the IR3823A always operates as a synchronous buck converter with a pseudo-constant switching frequency leading to small output voltage ripple. In DEM, the synchronous FET is turned off when the inductor current is close to zero, reducing the switching frequency and improving efficiency at light load. At heavy load, both FCCM and DEM operate in the same way. The operation mode can be selected with the TON/MODE pin, as shown in [Table 4](#). It should be noted that the selection of the operation mode cannot be changed on the fly. To load a new TON/MODE configuration, En or VCC voltage must be cycled.

### 12.4 Pseudo-Constant Switching Frequency

The IR3823A offers eight programmable switching frequencies,  $f_{sw}$ , from 600 kHz to 2 MHz, by connecting an external resistor from the TON/MODE pin to ground. Based on the selected  $f_{sw}$ , the IR3823A generates the corresponding on-time of the Control FET for a given  $PV_{in}$  and  $V_o$ , as shown by the formula below.

$$T_{on} = \frac{V_o}{PV_{in}} \times \frac{1}{f_{sw}}$$

Where  $f_{sw}$  is the desired switching frequency. During operation, the IR3823A monitors  $PV_{in}$  and  $V_o$ , and can automatically adjust the on-time to maintain the pre-selected  $f_{sw}$ . As load current increases, the switching frequency can increase to compensate for power losses.

[Table 4](#) lists resistor values for the TON/MODE pin. In this table, E96 resistors with  $\pm 1\%$  tolerance are used. To load a new TON/MODE configuration, En or VCC voltage must be cycled.

Table 4 Configuration Resistors for TON/MODE Pin

TON/MODE Resistor (k $\Omega$ ) $\pm 1\%$ Tolerance	Freq (kHz)	Mode
0	600	FCCM
1.5	800	
2.49	1000	
3.48	1200	
4.53	1400	
5.76	1600	
7.32	1800	
8.87	2000	
10.5	600	DEM
12.1	800	
14	1000	
16.2	1200	
18.7	1400	
21.5	1600	
24.9	1800	
28.7	2000	
TON/MODE = Floating	800	FCCM

## 12.5 Soft-start

The IR3823A has an internal digital soft-start to control the output voltage rise and to limit the current surge at start-up. To ensure a correct start-up, the soft-start sequence initiates when the En and VCC voltages rise above their respective thresholds. The internal soft-start signal linearly rises from 0 V to 0.6 V in a defined time duration. The soft-start time does not change with the output voltage. During soft-start, the IR3823A operates in DEM until 1 ms after the output voltage ramps above the PGood turn-on threshold. The IR3823A has two soft-start time options selected by floating or connecting to VCC the SS pin and shorting it to ground. [Table 5](#) lists the corresponding soft-start times. To load a new SS selection, En or VCC voltage must be cycled.

Table 5 Configuration for SS Pin

SS	Soft-Start Time (ms)
SS = GND	1
SS = VCC/Floating	4


## 12.6 Pre-bias Start-up

The IR3823A is able to start up into a pre-charged output without causing oscillations and disturbances of the output voltage. When the IR3823A starts up with a pre-biased output voltage, both control FET and Sync FET are kept off until the internal soft-start signal exceeds the FB voltage.

## Theory of operation

## 12.7 Internal Low - Dropout (LDO) Regulator

The IR3823A has an integrated low-dropout LDO regulator providing the bias voltage for the internal circuitry. To minimize standby current, the internal LDO is disabled when the En voltage is pulled low. The Vin pin is the input of the LDO. IR3823A supports the internal LDO with single rail operation, i.e., the Vin pin should always be connected to the PVin pin. **Figure 9** illustrates the configuration of VCC/LDO, and the Vin pin.



**Figure 9 Configuration of using the internal LDO.**

Section 7.1 specified the recommended operating voltage range of PVin. The following design guidelines are recommended when configuring the VCC/LDO.

- Place a bypass capacitor to minimize disturbances on the VCC pin. For single rail operation using the internal LDO, a 4.7  $\mu\text{F}$  low ESR ceramic capacitor must be used between the Vin pin and PGND and a low ESR ceramic capacitor with value between 2.2  $\mu\text{F}$  and 10  $\mu\text{F}$  is required to be placed close to the VCC/LDO pin with reference to PGND. A 10  $\mu\text{F}$  MLCC is recommended for the VCC bypass capacitor when VIN is below 5.5 V.
- For applications using the internal LDO with  $4.3\text{ V} \leq \text{VIN} \leq 5.4\text{ V}$ , the LDO can be in the dropout mode. It is important to ensure that the LDO voltage does not fall below the VCC UVLO threshold voltage. At  $\text{Vin} = 4.3\text{ V}$ ,  $I_{\text{CC}}$  must not exceed 50 mA under all operating conditions such as during a step-up load transient, in which the control loop may require the increase of  $f_{\text{sw}}$ . OCP limits can also be reduced due to the lower VCC voltage.

## 12.8 Over Current Protection (OCP)

The IR3823A offers cycle-by-cycle OCP response with a fixed OCP limit of 4.5 A. Cycle-by-cycle OCP response allows the IR3823A to fulfill a brief high current demand, such as a high inrush current during start-up. Detailed operation is explained as follows:

OCP is activated when En voltage is above its threshold. The OCP circuitry monitors the current of the Synchronous MOSFET through its  $R_{\text{DS(ON)}}$ . When a new PWM pulse is requested by the control loop, if the current of the Synchronous MOSFET exceeds the OCP limit, the IR3823A skips the PWM pulse and extends the on-time of the Synchronous MOSFET until the current drops below the OCP limit. OCP operation is also illustrated in **Figure 10**. During OCP events, the valley of the inductor current is regulated around the OCP limit. However, during the first switching cycle when the OCP is tripped, the valley of the inductor current can drop slightly below the OCP limit. It should be noted that OCP events do not pull the PGood signal low unless  $V_o$  drops below the PGood turn-off threshold. If the OCP event persists, the output voltage can eventually drop below the Under Voltage Protection (UVP) threshold and trigger UVP. Then the IR3823A enters hiccup mode.

The OCP limit is thermally compensated. The OCP limit specified in Section 7.2 refers to the valley of the inductor current when OCP is tripped. Therefore, the corresponding output dc current can be calculated as follows:

$$I_{\text{out\_OCP}} = I_{\text{LIM}} + \frac{\Delta i_L}{2}$$

Where:  $I_{\text{out\_OCP}}$  = Output dc current when OCP is tripped.  $I_{\text{LIM}}$  = OCP limit specified in the Section 7.2, which is the valley of inductor current.  $\Delta i_L$  = Peak-peak inductor ripple current.




### Theory of operation

To avoid inductor saturation during OCP events, the following criterion is recommended for the inductor saturation current rating.

$$I_{sat} \geq I_{LIM\_max} + \Delta i_L$$

Where:  $I_{sat}$  is the inductor saturation current and  $I_{LIM\_max}$  is the maximum spec of the OCP limit.



**Figure 10** Cycle-by-cycle OCP response

## 12.9 Under Voltage Protection (UVP)


Under Voltage Protection (UVP) provides additional protection during OCP fault or other faults. UVP protection is enabled when the soft-start voltage rises above 100 mV. UVP circuitry monitors FB voltage. When FB is below the UVP threshold for 5  $\mu$ s (typical), an under voltage trip signal asserts and both Control MOSFET and Synchronous MOSFET are turned off. The IR3823A enters hiccup mode with a blanking time of 20 ms, during which the Control MOSFET and the Synchronous MOSFET remain off. After the completion of blanking time, the IR3823A attempts to recover to the nominal output voltage with a soft-start, as shown in [Figure 10](#). The IR3823A will repeat hiccup mode and attempt to recover until the UVP condition is removed.

## 12.10 Over Voltage Protection (OVP)

Over Voltage Protection (OVP) is achieved by comparing the FB voltage to an OVP threshold voltage. When the FB voltage exceeds the OVP threshold, an over voltage trip signal asserts after 4  $\mu$ s (typical) delay. The Control MOSFET is latched off immediately and PGood flags low. The Synchronous MOSFET remains on to discharge the output capacitor. When FB voltage drops below around 115% of the reference voltage, Synchronous MOSFET turns off to prevent complete depletion of the output capacitors. [Figure 11](#) illustrates the OVP operation. The OVP comparator becomes active when the EN signal is above the start threshold.

IR3823A has a Latched OVP response, i.e., when OVP is triggered, the Control FET remains latched off until either VCC voltage or the En signal is cycled.

## Theory of operation



**Figure 11** Over voltage protection response and PGood behavior.

### 12.11 Over Temperature Protection (OTP)

Temperature of the controller is monitored internally. When the temperature exceeds the over temperature threshold, OTP circuitry turns off both Control and Synchronous MOSFETs and resets the internal soft start. Automatic restart is initiated when the sensed temperature drops back into the operating range. The thermal shutdown threshold has a hysteresis of 20 °C.

### 12.12 Power Good (PGood) Output

The PGood pin is the open drain of an internal NFET, and must be externally pulled high through a pull-up resistor. The PGood signal is high when three criteria are satisfied:

1. En signal and VCC voltage are above their respective thresholds.
2. No over voltage or over temperature faults occur.
3. Vo is within regulation.

In order to detect if  $V_o$  is in regulation, the PGood comparator continuously monitors FB voltage. When FB voltage ramps up above the upper threshold, the PGood signal is pulled high after 2.5 ms. When FB voltage drops below the lower threshold, the PGood signal is pulled low immediately. [Figure 11](#) illustrates the PGood response.

During start-up with a pre-biased output voltage, the PGood signal is held low before the first PWM is generated and is then pulled high with 2.5 ms delay after FB voltage rises above the PGood threshold. IR3823A also integrates an additional PFET in parallel to the PGood NFET, as shown in [Figure 2](#). This PFET allows the PGood signal to stay at logic low when the VCC voltage is not present and the PGood pin is pulled up by an external bias voltage. Please refer to [Figure 8](#). Since the PGood PFET has relatively higher on resistance, a 50 kΩ pull-up resistor is needed for a Pgood bias voltage of 3.3V to maintain the PGood signal at logic low when the PGood PFET is on.

### 12.13 Minimum ON - Time and Minimum OFF - Time

The minimum on-time refers to the shortest time for the Control MOSFET to be reliably turned on. The minimum off-time refers to the minimum time duration in which the Synchronous FET stays on before a new PWM pulse is generated. The minimum off-time is needed for IR3823A to charge the bootstrap capacitor, and to sense the current of the Synchronous MOSFET for OCP.

### Theory of operation

For applications requiring a small duty cycle, it is important that the selected switching frequency results in an on-time larger than the maximum spec of the minimum on-time in Section 7.2. Otherwise, the resulting switching frequency may be lower than the desired target. The following formula should be used to check for the minimum on-time requirement.

$$\frac{V_0}{kf_{sw} \times V_{in}} > \max \text{ spec of } T_{on(\min)}$$

Where  $f_{sw}$  is the desired switching frequency.  $k$  is the variation of the switching frequency. As a rule of thumb, select  $k = 1.25$  to ensure design margin.

For applications requiring a high duty cycle, it is important to make sure a proper switching frequency is selected so that the resulting off-time is longer than the maximum spec of the minimum off-time in Section 7.2, which can be calculated as shown below.

$$\frac{V_{in} - V_0}{kf_{sw} \times V_{in}} > \max \text{ spec of } T_{off(\min)}$$

Where  $f_{sw}$  is the desired switching frequency.  $k$  is the variation of the switching frequency. As a rule of thumb, select  $k = 1.25$  to ensure design margin.

The resulting maximum duty cycle is therefore determined by the selected on-time and minimum off-time.

$$D_{max} = \frac{T_{on}}{T_{on} + T_{off(\min)}}$$

## 12.14 Selection of Feedforward Capacitor and Feedback Resistors

Output voltage can be programmed with an external voltage divider. The FB voltage is compared to an internal reference voltage of 0.6 V. The divider ratio is set to provide 0.6 V at the FB pin when the output is at its desired value. The calculation of the feedback resistor divider is shown below.

$$V_0 = V_{ref} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$

Where  $R_{FB1}$  and  $R_{FB2}$  are the top and bottom feedback resistors.

A small MLCC capacitor,  $C_{ff}$ , is preferred in parallel with the top feedback resistor,  $R_{FB1}$ , to provide extra phase boost and improve the transient load response, as shown in Figure 12. The following formula can be used to help select  $C_{ff}$  and  $R_{FB1}$ . The value of  $C_{ff}$  is recommended to be 100 pF or higher to minimize the impact of circuit parasitic capacitance, where  $L_0$  and  $C_0$  are the output LC filter of the buck regulator. Table 6 lists the suggested 'm' for some common outputs.  $C_{ff}$  and  $R_{FB1}$  may be further optimized based on the transient load tests.

$$R_{FB1}C_{ff} = \frac{\sqrt{L_0C_0}}{m \times 4.9}$$

Theory of operation




Figure 12 Configuration of feedforward capacitor, Cff.

Table 6 Selection of m

Vo	m
$3.0\text{ V} \leq V_o \leq 6.0\text{ V}$	0.3
$1.2\text{ V} < V_o < 3.0\text{ V}$	0.5
$V_o \leq 1.2\text{ V}$	0.7

12.15 Resistors for Configuration Pins

To properly configure the TON/ MODE pin, E96 resistors with  $\pm 1\%$  tolerance must be used per [Table 4](#) and Section [7.2](#). If E12 resistor values are preferred, the E96 resistors can be replaced with two or three E12 resistors in series, as shown in Table 7. Note that the tolerance of E12 resistors must be  $\pm 0.1\%$ .

Table 7 Replacement of E96 configuration resistors with E12 resistors in series

E96 $\pm 1\%$ R (k $\Omega$ )	E12 $\pm 0.1\%$ (R = R <sub>S1</sub> + R <sub>S2</sub> or R <sub>S1</sub> + R <sub>S2</sub> + R <sub>S3</sub> )		
	R <sub>S1</sub> (k $\Omega$ )	R <sub>S2</sub> (k $\Omega$ )	R <sub>S3</sub> (k $\Omega$ )
4.53	2.7	1.8	N/A
1.50	1.5	0	N/A
5.76	5.6	0.15	N/A
2.49	1.8	0.68	N/A
7.32	6.8	0.56	N/A
3.45	3.3	0.15	N/A
8.87	8.2	0.68	N/A
10.5	10	0.47	N/A
12.1	12	0.1	N/A
21.5	18	3.3	N/A
14	10	3.9	N/A
24.9	22	2.7	N/A
16.2	15	1.2	N/A
28.7	27	1.8	N/A
21.5	18	3.3	0.18
24.9	22	2.7	0.18

## Design example

## 13 Design example

In this section, an example is used to demonstrate how to design a buck regulator with the IR3823A. The application circuit is shown in **Figure 13**. The design specifications are given below:

- $PV_{in} = 12\text{ V} (\pm 10\%)$
- $V_o = 1.2\text{ V}$
- $I_o = 3\text{ A}$
- $V_o$  ripple voltage =  $\pm 1\%$  of  $V_o$
- Load transient response =  $\pm 3\%$  of  $V_o$  with a step load current =  $1\text{ A}$  and slew rate =  $2.5\text{ A}/\mu\text{s}$

### 13.1 Enabling the IR3823A

The IR3823A has a precise Enable threshold voltage, which can be used to implement a UVLO of the input bus voltage by connecting the En pin to Pvin with a resistor divider, as shown in Configuration 2 of **Figure 7**. The Enable feedback resistor,  $R_{EN1}$  and  $R_{EN2}$ , can be calculated as follows.

$$PV_{in(\min)} \times \frac{R_{EN2}}{R_{EN1} + R_{EN2}} \geq V_{EN(\max)}$$

$$R_{EN2} \geq R_{EN1} \times \frac{V_{EN(\max)}}{PV_{in(\min)} - V_{EN(\max)}}$$

Where  $V_{EN(\max)}$  is the maximum spec of the Enable-start-threshold as defined in Section 7.2. For  $PV_{in(\min)} = 10.8\text{ V}$ , select  $R_{EN1} = 49.9\text{ k}\Omega$  and  $R_{EN2} = 7.5\text{ k}\Omega$ .

### 13.2 Programming the Switching Frequency and Operation Mode

The IR3823A has very good efficiency performance and is suitable for high switching frequency operation. In this case,  $1000\text{ kHz}$  is selected to achieve a good compromise between efficiency, passive component size and dynamic response. In addition, FCCM operation is selected to ensure a small output ripple voltage over the entire load range. To select  $1000\text{ kHz}$  and FCCM operation, the TON/MODE pin is connected to a  $2.49\text{ k}\Omega$  resistor to GND per **Table 4**.

### 13.3 Selecting Input Capacitors

Without input capacitors, the pulse current of the Control MOSFET is provided directly from the input supply. Due to the impedance of the cable, the pulse current can cause disturbance on the input voltage and potential EMI issues. The input capacitors filter the pulse current, resulting in almost constant current from the input supply. The input capacitors should be selected to tolerate the input pulse current, and to reduce the input voltage ripple. The RMS value of the input ripple current can be expressed by:

$$I_{RMS} = I_o \times \sqrt{D \times (1 - D)}$$

$$D = \frac{V_o}{PV_{in}}$$

Where  $I_{RMS}$  is the RMS value of the input capacitor current.  $I_o$  is the output current and  $D$  is the Duty Cycle. For  $I_o = 3\text{ A}$  and  $D_{(\max)} = 0.1$ , the resulting RMS current flowing into the input capacitor is  $I_{rms} = 0.9\text{ A}$ .

To meet the requirement of the input ripple voltage, the minimum input capacitance can be calculated as follows.

## Design example

$$C_{in(min)} > \frac{I_o \times (1 - D) \times D}{f_{sw} \times (\Delta PV_{in} - ESR \times I_o \times (1 - D))}$$

Where  $\Delta PV_{in}$  is the maximum allowable peak-to-peak input ripple voltage, and ESR is the equivalent series resistance of the input capacitors. Ceramic capacitors are recommended due to low ESR, ESL and high RMS current capability. For  $I_o = 3$  A,  $f_{sw} = 1000$  kHz,  $ESR = 3$  m $\Omega$ , and  $\Delta PV_{in} = 240$  mV,  $C_{in(min)} > 2.0$   $\mu$ F. To account for the derating of ceramic capacitors under a bias voltage, two 22  $\mu$ F/0805/25V MLCC are used for the input capacitor. In addition, a bulk capacitor is recommended if the input supply is not located close to the voltage regulator.

### 13.4 Inductor Selection

The inductor is selected based on output power, operating frequency and efficiency requirements. A low inductor value results in a large ripple current, lower efficiency and high output noise, but helps with size reduction and transient load response. Generally, the desired peak-to-peak ripple current in the inductor ( $\Delta i$ ) is found between 20% and 50% of the output current.

The inductor saturation current must be higher than the maximum spec of the OCP limit plus the peak-to-peak inductor ripple current. For some core material, inductor saturation current may decrease with increasing temperature. It is important to check the inductor saturation current at the maximum operating temperature.

The inductor value for the desired operating ripple current can be determined using the following relations:

$$L = (PV_{in(max)} - V_o) \times \frac{D_{min}}{\Delta i_{L(max)} \times F_{sw}}$$

$$D_{min} = \frac{V_o}{PV_{in(max)}}$$

$$I_{sat} \geq OCP_{max} + \Delta i_{L(max)}$$

Where:  $PV_{in(max)}$  = Maximum input voltage;  $\Delta i_{L(max)}$  = Maximum peak-to-peak inductor ripple current;  $OCP_{max}$  = maximum spec of the OCP limit as defined in Section 7.2; and  $I_{sat}$  = inductor saturation current. In this case, select inductor  $L = 1.0$   $\mu$ H to achieve  $\Delta i_{L(max)} = 35\%$  of  $I_{o(max)}$ . The  $I_{sat}$  should be no less than 6.0 A.

### 13.5 Output Capacitor Selection

The output capacitor selection is mainly determined by the output voltage ripple and transient requirements.

To satisfy the  $V_o$  ripple requirement,  $C_o$  should satisfy the following criterion:

$$C_o > \frac{\Delta i_{Lmax}}{8 \times \Delta V_{or} \times f_{sw}}$$

Where  $\Delta V_{or}$  is the desired peak-to-peak output ripple voltage. For  $\Delta i_{Lmax} = 1$  A,  $\Delta V_{or} = 12$  mV,  $f_{sw} = 1000$  kHz,  $C_o$  must be larger than 12  $\mu$ F. The ESR and ESL of the output capacitors, as well as the parasitic resistance or inductance due to PCB layout, can also contribute to the output voltage ripple. It is suggested to use Multi-Layer Ceramic Capacitor (MLCC) for their low ESR, ESL and small size.

To meet the transient response requirements, the output capacitors should also meet the following criterion:

$$C_o > \frac{L \times \Delta I_{o(max)}^2}{2 \times \Delta V_{oL} \times V_o}$$

Where  $\Delta V_{oL}$  is the allowable  $V_o$  deviation during the load transient.  $\Delta I_{o(max)}$  is the maximum step load current. Please note that the impact of ESL, ESR, control loop response, transient load slew rate, and PWM latency is not considered in the calculation shown above. Extra capacitance is usually needed to meet the transient requirements. As a rule of thumb, we can triple the  $C_o$  that is calculated above as a starting point, and then

### Design example

optimize the design based on bench measurement. In this case, to meet the transient load requirement (i.e.  $\Delta V_{OL} = 36 \text{ mV}$ ,  $\Delta I_{O(max)} = 1 \text{ A}$ ), select  $C_o = \sim 36 \mu\text{F}$ . For more accurate estimation of  $C_o$ , simulation tools should be used to aid the design.

## 13.6 Output Voltage Programming

Output voltage can be programmed with an external voltage divider. The FB voltage is compared to an internal reference voltage of 0.6 V. The divider ratio is set to provide 0.6 V at the FB pin when the output is at its desired value. The calculation of the feedback resistor divider is shown below.

$$V_o = V_{ref} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$

Where  $R_{FB1}$  and  $R_{FB2}$  are the top and bottom feedback resistors. Select  $R_{FB1} = 10 \text{ k}\Omega$  and  $R_{FB2} = 10 \text{ k}\Omega$ , to achieve  $V_o = 1.2 \text{ V}$ .

## 13.7 Feedforward Capacitor

A small MLCC capacitor,  $C_{ff}$ , can be placed in parallel with the top feedback resistor,  $R_{FB1}$ , to improve the transient response. Based on Section 12.14,  $C_{ff}$  can be selected using the following formula.

$$R_{FB1} C_{ff} = \frac{\sqrt{L_o C_o}}{0.7 \times 4.9}$$

With  $L_o = 1.0 \mu\text{H}$ ,  $C_o = 36 \mu\text{F}$  and  $R_{FB1} = 10 \text{ k}\Omega$ ,  $C_{ff} = \sim 150 \text{ pF}$ .  $C_{ff}$  can be further optimized based on bench testing of transient load response.

## 13.8 Bootstrap Capacitor

For most applications, a 0.1  $\mu\text{F}$  ceramic capacitor is recommended for bootstrap capacitor placed between SW and BOOT. For applications requiring  $P_{vin}$  equal to or above 14 V, a small resistor between 1  $\Omega$  and 2  $\Omega$  can be used in series with the BOOT pin to ensure the maximum SW node spike voltage does not exceed 20 V.

## 13.9 Vin and VCC/LDO bypass Capacitor

Please see the recommendation in Section 12.7. A 10  $\mu\text{F}$  MLCC is selected for the VCC/LDO bypass capacitor and a 4.7  $\mu\text{F}$  MLCC is selected for the Vin bypass capacitor.

# IR3823A IPOL

## 3 A single-voltage synchronous Buck regulator

### Application information

## 14 Application information

### 14.1 Application Diagram




Figure 13 Application diagram of IR3823A. Pvin = 12 V, Vo = 1.2 V, Io = 3 A, fsw = 1000 kHz.

### 14.2 Typical Operating Waveforms

$PV_{in} = V_{in} = 12.0\text{ V}$ ,  $V_o = 1.2\text{ V}$ ,  $I_o = 0 - 3\text{ A}$ ,  $f_{sw} = 1000\text{ kHz}$ , Room Temperature, no airflow





Figure 14 Start up at 3 A Load, (Ch1: Pvin, Ch2: Pgood, Ch3: Enable, Ch4: Vout)




# IR3823A IPOL

## 3 A single-voltage synchronous Buck regulator


### Application information



**Figure 15** Pre-bias Start up at 0 A Load, (Ch1: Pvin, Ch2: Pgood, Ch3: Enable, Ch4: Vout)



**Figure 16** Vout ripple at 3 A Load, fsw = 1000 kHz, (Ch4: Vo)




**Figure 17** SW node, 3 A load, fsw = 1000 kHz, (Ch2: SW)


# IR3823A IPOL

## 3 A single-voltage synchronous Buck regulator

### Application information




**Figure 18 Short circuit and UVP (Hiccup), (Ch2: Vo, Ch3: Pgood)**



Load step up: 2 A to 3 A

Load step down: 3 A to 2 A



**Figure 19 Transient response at 1 A step load current:  $I_o = 2\text{ A} - 3\text{ A}$ , (Ch1:  $I_o$ , Ch4: Vo), pk-pk: 30.96 mV, fsw = 1000 kHz**

## 15 Layout recommendations

PCB layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results. The following design guidelines are recommended to achieve the best performance.

- Bypass capacitors, including input/output capacitors, Vin and VCC bypass capacitors, should be placed as close to the corresponding pins as possible.
- Place bypass capacitors from IR3823A power input (Drain of Control MOSFET) to PGND (Source of Synchronous MOSFET) to reduce noise and ringing in the system. The output capacitors should be terminated to a ground plane that is away from the input PGND to mitigate switching spikes on the Vout. The Vin and VCC bypass capacitors should be terminated to PGND.
- Place a boot strap capacitor as close as possible to IR3823A BOOT and SW pins to minimize loop inductance.
- SW node copper should only be routed on the top layer to minimize the impact of switching noise.
- Connect the AGND pin to the PGND pad through a single point connection. On the IR3823A demo board, AGND pin is connected to the exposed AGND pad (Pin 4) and then connected to the internal PGND layer through thermal via holes.
- Via holes can be placed on Pvin and PGND pads to aid thermal dissipation.
- Wide copper polygons are desired for Pvin and PGND connections in favor of power loss reduction and thermal dissipation. Sufficient via holes should be used to connect power traces between different layers.
- To implement the  $V_o$  sensing, the following design guidelines should be followed, as illustrated in [Figure 13](#).
  - The output voltage can be sensed from a high-frequency bypass capacitor of 0.1  $\mu$ F or higher, through a 15 mil PCB trace.
  - Keep the Vout sense line away from any noise sources and shield the sense line with ground planes.
  - The sense trace is connected to a feedback resistor divider with the lower resistor terminated at the AGND pin.

The EN pin and configuration pins including TON/MODE and SS should be terminated to a quiet ground. On the IR3823A standard demo board, they are terminated to the PGND copper plane away from the power current flow. Alternatively, they can be terminated to a dedicated AGND PCB trace.

### 15.1 Solder mask

Evaluation has shown that the best overall performance is achieved using the substrate/PCB layout as shown in the following figures. PQFN devices should be placed to an accuracy of 0.050 mm on both X and Y axes. Self-centering behavior is highly dependent on solders and processes, and experiments should be run to confirm the limits of self-centering on specific processes.

Infineon recommends that larger Power or Land Area pads are Solder Mask Defined (SMD). This allows the underlying copper traces to be as large as possible, which helps in terms of current carrying capability and device cooling capability. When using SMD pads, the underlying copper traces should be at least 0.05 mm larger (on each edge) than the openings in the solder mask. This allows for layers to be misaligned by up to 0.1 mm on both axes. Ensure that the solder resist between the smaller signal lead areas is at least 0.15 mm wide due to the high x/y aspect ratio of the solder mask strip.





Figure 20 PCB metal pad spacing and Solder mask (all dimensions in mm)

## 15.2 Stencil design

Stencils for PQFN packages can be used with thicknesses of 0.100-0.250 mm (0.004-0.010”). Stencils thinner than 0.100 mm are unsuitable because they deposit insufficient solder paste to make good solder joints with the ground pad; high reductions sometimes create similar problems. Stencils in the range of 0.125 mm-0.200 mm (0.005-0.008”), with suitable reductions, give the best results. A recommended stencil design is shown below. This design is for a stencil thickness of 0.127 mm (0.005”). The reduction should be adjusted for stencils of other thicknesses.



**Figure 21 Stencil pad size and spacing (all dimensions in mm)**

Package

# 16 Package

This section includes mechanical and packaging information for the IR3823A.

## 16.1 Marking Information





Figure 22 Package Marking

## 16.2 Dimensions



Package




Figure 23 Package Dimensions (all dimensions in mm)

## 17 Environmental qualifications

Qualification Level		Industrial	
Moisture Sensitivity		PQFN Package	JEDEC Level 2 @ 260 °C
ESD	Human Body Model	ANSI/ESDA/JEDEC JS-001, Level 2 (2000 V to < 4000 V)	
	Charged Device Model	ANSI/ESDA/JEDEC JS-002, Level C3 ( $\geq$ 1000 V)	
RoHS Compliant		Yes	



## Revision History

IR3823A

**Revision: 2022-07-28, Rev. 2.4**

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2021-01-15	Release of final version
2.1	2021-04-01	Updated Note 3.
2.2	2021-04-29	(1) Max. Vout updated to 6V in recommended operating conditions; (2) Update to Note 5 and added Note 6; (3) Fixed Typo in Fig. 1 – pad 16 name corrected to AGND.
2.3	2021-08-03	(1) Updated Ordering Information; (2) Fixed typo in 12.9 - UVP enabled after soft start reaches 100mV.
2.4	2022-07-28	Updated Orderable Part Number

### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

[erratum@infineon.com](mailto:erratum@infineon.com)

### Published by

**Infineon Technologies AG**

**81726 München, Germany**

**© 2022 Infineon Technologies AG**

**All Rights Reserved.**

### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.