ACPM-7382 UMTS Band1 (1920-1980MHz) 4x4 Power Amplifier Module

Data Sheet

Description

The ACPM-7382 is a fully matched 10-pin surface mount module developed for UMTS Band1. This power amplifier module operates in the 1920-1980MHz bandwidth. The ACPM-7382 meets stringent UMTS linearity requirements up to 28.25dBm output power. The 4mmx4mm form factor package is self contained, incorporating 50ohm input and output matching networks

The ACPM-7382 features 5th generation of CoolPAM circuit technology which supports 3 power modes – bypass, mid and high power modes. The CoolPAM is stage bypass technology enhancing PAE (power added efficiency) at low and medium power range. Active bypass feature is added to 5th generation to enhance PAE further at low output range. This helps to extend talk time.

The power amplifier is manufactured on an advanced InGaP HBT (hetero-junction Bipolar Transistor) MMIC (microwave monolithic integrated circuit) technology offering state-of-the-art reliability, temperature stability and ruggedness.

Features


- Thin Package (0.9mm typ)
- Excellent Linearity
- 3-mode power control with Vbp and Vmode Bypass / Mid Power Mode / High Power Mode
- High Efficiency at max output power
- 10-pin surface mounting package
- Internal 500hm matching networks for both RF input and output
- Lead-free, RoHS compliant, Green

Applications

• UMTS Band1

Ordering Information

Part Number	Number of Devices	Container
ACPM-7382-TR1	1,000	178mm (7") Tape/Reel
ACPM-7382-BLK	100	BULK



Block Diagram

Absolute Maximum Ratings

No damage assuming only one parameter is set at limit at a time with all other parameters set at or below nominal value. Operation of any single parameter outside these conditions with the remaining parameters set at or below nominal values may result in permanent damage

Description	Min.	Тур.	Max.	Unit	
RF Input Power (Pin)		0	10 *	dBm	
DC Supply Voltage (Vcc1, Vcc2)	0	3.4	5.0	V	
Enable Voltage (Ven)	0	2.6	3.3	V	
Mode Control Voltage (Vmode)	0	2.6	3.3	V	
Bypass Control (Vbp)	0	2.6	3.3	V	
Storage Temperature (Tstg)	-55	25	+125	°C	

* High Power Mode (5dBm for Bypass and Mid Power Mode)

Recommended Operating Condition

Description	Min.	Тур.	Max.	Unit	
DC Supply Voltage (Vcc1, Vcc2)	3.2	3.4	4.2	V	
Enable Voltage (Ven)					
Low	0	0	0.5	V	
High	1.35	2.6	3.1	V	
Mode Control Voltage (Vmode)					
Low	0	0	0.5	V	
High	1.35	2.6	3.1	V	
Bypass Control Voltage (Vbp)					
Low	0	0	0.5	V	
High	1.35	2.6	3.1	V	
Operating Frequency (fo)	1920		1980	MHz	
Ambient Temperature (Ta)	-20	25	85	°C	

Operating Logic Table

Power Mode	Ven	Vmode	Vbp	Pout (Rel99)	Pout (HSDPA, HSUPA MPR=0dB)
High Power Mode	High	Low	Low	~ 28.25 dBm	~ 27.25 dBm
Mid Power Mode	High	High	Low	~ 17 dBm	~ 16 dBm
Bypass Mode	High	High	High	~ 8 dBm	~ 7 dBm
Shut Down Mode	Low	Low	Low	-	-

Electrical Characteristics for WCDMA Mode

- Conditions: Vcc=3.4V, Ven=2.6V, T=25°, Zin/Zout=50ohm

- Signal Configuration: 3GPP (DPCCH + 1DPDCH) Up-Link unless specified otherwise.

Characteristics	Condition		Min.	Тур.	Max.	Unit
Operating Frequency Range			1920	-	1980	MHz
Gain	High Power Mode	e, Pout=28.25dBm	24	27		dB
	Mid Power Mode	Pout=17dBm	16	22		dB
	Bypass Mode, Por	ut=8dBm	8	11.5	16	dB
GPS Band Gain relative to Tx Gain, HPM	Ggps@Pin=-15dB	m – Gtx@Pout=28.25dBm		-3.8	-1	dB
Rx Band Gain relative to Tx Gain, HPM	Grx@Pin=-15dBm	n – Gtx@Pout=28.25dBm		-3.9	-1	dB
ISM Band Gain relative to Tx Gain, HPM	Gism@Pin=-15dB	m – Gtx@Pout=28.25dBm		-13.1	-4	dB
Power Added Efficiency	High Power Mode	e, Pout=28.25dBm	37.0	40.9		%
	Mid Power Mode	Pout=17dBm	14.6	19.8		%
	Bypass Mode, Por	ut=8dBm	8.6	13.3		%
Total Supply Current	High Power Mode	e, Pout=28.25dBm		480	530	mA
	Mid Power Mode	Pout=17dBm		74	100	mA
	Bypass Mode, Por	ut=8dBm		13	20	mA
Quiescent Current	High Power Mode	2	75	100	125	mA
	Mid Power Mode		15	25	35	mA
	Bypass Mode		2	3	4	mA
Enable Current	High Power Mode	2		10	25	μA
	Mid Power Mode			10	25	μΑ
	Bypass Mode			10	25	μΑ
Mode Control Current	Mid Power Mode			5	25	μΑ
	Bypass Mode			5	25	μΑ
Bypass Control Current	Bypass			5	25	μΑ
Total Current in Power-down mode	Ven=0V, Vmode=	0V, Vbp=0V			5	μA
Adjacent Channel	5 MHz offset	High Power Mode,		-42	-36	dBc
Leakage Ratio	10 MHz offset	Pout=28.25dBm		-53	-46	dBc
	5 MHz offset	High Power Mode,		-39	-36	dBc
	10 MHz offset	Pout=27.25dBm (HSDPA, HSUPA MPR=0dB)		-52	-46	dBc
	5 MHz offset	Mid Power Mode,		-49	-36	dBc
	10 MHz offset	Pout=17dBm		-64	-46	dBc
	5 MHz offset	Mid Power Mode,		-48	-36	dBc
	10 MHz offset	Pout=16dBm (HSDPA, HSUPA MPR=0dB)		-63	-46	dBc
	5 MHz offset	Bypass Mode, Pout=8dBm		-42	-36	dBc
	10 MHz offset			-54	-46	dBc
	5 MHz offset	Bypass Mode, Pout=7dBm		-41	-36	dBc
	10 MHz offset	(HSDPA, HSUPA MPR=0dB)		-52	-46	dBc

Electrical Characteristics for WCDMA Mode (Cont.)

Characteristics	Condition		Min.	Тур.	Max.	Unit
Harmonic Suppression	Second	High Power Mode,		-42	-35	dBc
	Third	Pout=28.25dBm		-63	-40	dBc
Gain at Harmonics	Second and Th	nird			0	dB
Input VSWR			1.7	2.5:1		
Stability (Spurious Output)	Load VSWR 5:1	, All phase		-60	dBc	
Noise Power in Rx Band (Vcc=4.2V)	High Power M	ode, Pout=28.25dBm	-139	-137	dBm/Hz	2
GPS Band Noise (Vcc=4.2V)	High Power M	ode, Pout=28.25dBm	-140	-138	dBm/Hz	2
ISM Band Noise (Vcc=4.2V)	High Power M	ode, Pout=28.25dBm	-146	-143	dBm/Hz	2
Phase Discontinuity	HPM<->MPM,	Pout=17dBm	10	45	deg	
	MPM<->BPM,	Pout=8dBm	8	45	deg	
Ruggedness	Pout<28.25dB Power Mode	m & Pin<5dBm, All phase, High		8:1	VSWR	

Notes:

1. HSDPA

3GPP TS 34.121-1

User Equipment (UE) conformance specification; Radio transmission and reception (FDD); Part 1: Conformance specification Annex C (normative): Measurement channels

C.10.1 UL reference measurement channel for HSDPA tests

Table C.10.1.4: β values for transmitter characteristics tests with HS-DPCCH

Sub-test 2 (CM=1.0dB, MPR=0.0dB)

2. HSUPA

3GPP TS 34.121-1


User Equipment (UE) conformance specification; Radio transmission and reception (FDD); Part 1: Conformance specification Annex C (normative): Measurement channels

C.11.1 UL reference measurement channel for E-DCH tests

Table C.11.1.3: β values for transmitter characteristics tests with HS-DPCCH and E-DCH

Sub-test 1 (CM=1.0dB, MPR=0.0dB)

Footprint




DIN		•	
DIM	LINC	run	tinn
	Des	แม	tion

Pin #	Name	Description
1	Vcc1	DC Supply Voltage
2	RFin	RF Input
3	Vbp	Bypass Control
4	Vmode	Mode Control
5	Ven	PA Enable
6	GND	Ground
7	GND	Ground
8	RFout	RF Output
9	GND	Ground
10	Vcc2	DC Supply Voltage


All dimensions are in millimeter

Package Dimensions



All dimensions are in millimeter

Marking Specification



CoolPAM

Avago Technologies' CoolPAM is stage-bypass PA technology which saves more power compared with conventional PA. With this technology, the ACPM-7382 has very low quiescent current, and efficiencies at low and medium output power ranges are high.

Incorporation of bias circuit

The ACPM-7382 has internal bias circuit, which removes the need for external constant voltage source (LDO). PA on/off is controlled by Ven. This is digitally control pin.

3-mode power control with two mode control pins

The ACPM-7382 supports three power modes (bypass power mode/mid power mode/high power mode) with two mode control pins (Vmode and Vbp). This control scheme enables the ACPM-7382 to save power consumption more, which accordingly gives extended talk time.

PDF (probability density function) showing distribution of output power of mobile in real field gives motivation for stage-bypass PA. Output power is less than 16dBm for most of operating time (during talking), so it is important to save power consumption at low and medium output power ranges.

5.00 700 4.50 CDG Urban 600 4.00 CDG Suburban 500 3.50 3.00 2.50 2.00 1.50 200 1.00 100 0.50 0.00 0 -50 -40 -30 -20 -10 0 10 20 30 PA Out (dBm) **Conventional PA** Digitally control PA CoolPAM

PDF and Current

Average current & Talk time

Average current consumed by PA can be calculated by summing up current at each output power weighted with probability. So it is expressed with integration of multiplication of current and probability at each output power.


Talk time is extended more as average current consumption is lowered.

Mode control pins

Vmode and Vbp are digitally controlled by baseband and they control the operating mode of the PA. The operating logic table is summarized on the page 2. These pins do not require constant voltage for interface.

UMTS PA performance comparison

- CoolPAM 4 and CoolPAM 5




Icc Comparison of CP5 to CP4 (Avago CoolPAM)

The 5th generation of CoolPAM technology, ACPM-7382 can dramatically reduce Icc down to 3mA at bypass mode, which improves overall talk time and battery usage time of handset more compared with the CP4.


Application on mobile phone board

Application example in mobile is shown below. C4 and C5 should be placed close to pin1 and pin10. Bypass cap C1, C2 and C3 should be also placed nearby from pin5, pin4 and pin3, respectively. The length of post-PA transmission line should be minimized to reduce line loss.



Peripheral Circuits

PCB layout and part placement on phone board




PCB guideline on phone board


Notes

- 1. To prevent voltage drop, make the bias lines as wide as possible (Pink line).
- 2. Use many via holes to fence off PA RF input and output traces for better isolation. Output signal of the PA should be isolated from input signal and the receive signal. Output signal should not be fed into PA input. (Green line)
- 3. Use via holes to connect outer ground plates to internal ground planes. They help heat spread out more easily and accordingly the board temperature can be lowered. They also help to improve RF stability (Yellow square).
- 4. PA which has a ground slug requires many via holes which go through all the layers (Red square).

Metallization



Solder Mask Opening



PCB Design Guidelines


The recommended PCB land pattern is shown in figures on the left side. The substrate is coated with solder mask between the I/O and conductive paddle to protect the gold pads from short circuit that is caused by solder bleeding/bridging.

Stencil Design Guidelines


A properly designed solder screen or stencil is required to ensure optimum amount of solder paste is deposited onto the PCB pads.

The recommended stencil layout is shown here. Reducing the stencil opening can potentially generate more voids. On the other hand, stencil openings larger than 100% will lead to excessive solder paste smear or bridging across the I/O pads or conductive paddle to adjacent I/O pads. Considering the fact that solder paste thickness will directly affect the quality of the solder joint, a good choice is to use laser cut stencil composed of 0.100mm(4mils) or 0.127mm(5mils) thick stainless steel which is capable of producing the required fine stencil outline.


Solder Paste Stencil Aperture




Evaluation Board Schematic



Evaluation Board Description



Tape and Reel Information




Dimension List

Annote	Millimeter	Anno	ote	Millimeter	
A0	4.40±0.10	P2		2.00±0.05	
B0	4.40±0.10	P10		40.00±0.20	
K0	1.70±0.10	E		1.75±0.10	
D0	1.55±0.05	F		5.50±0.05	
D1	1.60±0.10	W		12.00±0.30	
P0	4.00±0.10	Т		0.30±0.05	
P1	8.00±0.10				

Tape and Reel Format – 4 mm x 4 mm.

Reel Drawing



 21.0 ± 0.8

Plastic Reel Format (all dimensions are in millimeters)

- be issued and accompany each shipment
- 3. Reel must not be made with or contain ozone depleting materials.
- 4. All dimensions in millimeters (mm)

Handling and Storage

ESD (Electrostatic Discharge)

Electrostatic discharge occurs naturally in the environment. With the increase in voltage potential, the outlet of neutralization or discharge will be sought. If the acquired discharge route is through a semiconductor device, destructive damage will result.

ESD countermeasure methods should be developed and used to control potential ESD damage during handling in a factory environment at each manufacturing site.

MSL (Moisture Sensitivity Level)

Plastic encapsulated surface mount package is sensitive to damage induced by absorbed moisture and temperature.

Avago Technologies follows JEDEC Standard J-STD 020B. Each component and package type is classified for moisture sensitivity by soaking a known dry package at various temperatures and relative humidity, and times. After soak, the components are subjected to three consecutive simulated reflows.

The out of bag exposure time maximum limits are determined by the classification test describe below which corresponds to a MSL classification level 6 to 1 according to the JEDEC standard IPC/JEDEC J-STD-020B and J-STD-033.

ACPM-7382 is MSL3. Thus, according to the J-STD-033 p.11 the maximum Manufacturers Exposure Time (MET) for this part is 168 hours. After this time period, the part would need to be removed from the reel, de-taped and then re-baked. MSL classification reflow temperature for the ACPM-7382 is targeted at $260^{\circ} + 0/-5^{\circ}$. Figure and table on next page show typical SMT profile for maximum temperature of $260 + 0/-5^{\circ}$.


MSL Level	Floor Life (out of bag) at factory ambient \leq 30°C/60% RH or as stated
1	Unlimited at \leq 30°C/85% RH
2	1 year
2a	4 weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label

Moisture Classification Level and Floor Life

Note :

1. The MSL Level is marked on the MSL Label on each shipping bag.

Reflow Profile Recommendations



Profile Feature	Sn-Pb Solder	Pb-Free Solder
Average ramp-up rate (TL to TP)	3°/sec max	3° /sec max
Preheat		
- Temperature Min (Tsmin)	100°	150°
- Temperature Max (Tsmax)	150°	200°
- Time (min to max) (ts)	60-120 sec	60-180 sec
Tsmax to TL		
- Ramp-up Rate		3° /sec max
Time maintained above:		
- Temperature (TL)	183°	217°
- Time (TL)	60-150 sec	60-150 sec
Peak temperature (Tp)	240 +0/-5°	260 +0/-5°
Time within 5° of actual Peak Temperature (tp)	10-30 sec	20-40 sec
Ramp-down Rate	6° /sec max	6° /sec max
Time 25° to Peak Temperature	6 min max.	8 min max.

Storage Condition

Packages described in this document must be stored in sealed moisture barrier, antistatic bags. Shelf life in a sealed moisture barrier bag is 12 months at <40° and 90% relative humidity (RH) J-STD-033 p.7.

Out-of-Bag Time Duration

After unpacking the device must be soldered to the PCB within 168 hours as listed in the J-STD-020B p.11 with factory conditions $<30^{\circ}$ and 60% RH.

Baking

It is not necessary to re-bake the part if both conditions (storage conditions and out-of bag conditions) have been satisfied. Baking must be done if at least one of the conditions above have not been satisfied. The baking conditions are 125° for 12 hours J-STD-033 p.8.

CAUTION

Tape and reel materials typically cannot be baked at the temperature described above. If out-of-bag exposure time is exceeded, parts must be baked for a longer time at low temperatures, or the parts must be de-reeled, detaped, re-baked and then put back on tape and reel. (See moisture sensitive warning label on each shipping bag for information of baking).

Board Rework

Component Removal, Rework and Remount

If a component is to be removed from the board, it is recommended that localized heating be used and the maximum body temperatures of any surface mount component on the board not exceed 200°. This method will minimize moisture related component damage. If any component temperature exceeds 200°, the board must be baked dry per 4-2 prior to rework and/or component removal. Component temperatures shall be measured at the top center of the package body. Any SMD packages that have not exceeded their floor life can be exposed to a maximum body temperature as high as their specified maximum reflow temperature.

Removal for Failure Analysis

Not following the above requirements may cause moisture/reflow damage that could hinder or completely prevent the determination of the original failure mechanism.

Baking of Populated Boards

Some SMD packages and board materials are not able to withstand long duration bakes at 125°. Examples of this are some FR-4 materials, which cannot withstand a 24 hr bake at 125°. Batteries and electrolytic capacitors are also temperature sensitive. With component and board temperature restrictions in mind, choose a bake temperature from Table 4-1 in J-STD 033; then determine the appropriate bake duration based on the component to be removed. For additional considerations see IPC-7711 andIPC-7721.

Derating due to Factory Environmental Conditions

Factory floor life exposures for SMD packages removed from the dry bags will be a function of the ambient environmental conditions. A safe, yet conservative, handling approach is to expose the SMD packages only up to the maximum time limits for each moisture sensitivity level as shown in next table. This approach, however, does not work if the factory humidity or temperature is greater than the testing conditions of 30°/60% RH. A solution for addressing this problem is to derate the exposure times based on the knowledge of moisture diffusion in the component package materials ref. JESD22-A120). Recommended equivalent total floor life exposures can be estimated for a range of humidities and temperatures based on the nominal plastic thickness for each device.

Table on next page lists equivalent derated floor lives for humidities ranging from 20-90% RH for three temperature, 20° , 25° , and 30° .

Table on next page is applicable to SMDs molded with novolac, biphenyl or multifunctional epoxy mold compounds. The following assumptions were used in calculating this table:

- 1. Activation Energy for diffusion = 0.35eV (smallest known value).
- For ≤60% RH, use Diffusivity = 0.121exp (-0.35eV/kT) mm2/s (this used smallest known Diffusivity @ 30°).
- 3. For >60% RH, use Diffusivity = 1.320exp (-0.35eV/kT) mm2/s (this used largest known Diffusivity @ 30°).

Recommended Equivalent Total Floor Life (days) @ 20°, 25° & 30°, 35°

For ICs with Novolac, Biphenyl and Multifunctional Epoxies (Reflow at same temperature at which the component was classified) Maximum Percent Relative Humidity

Maximum Percent Relative Humidity

Package Type and Body Thickness	Moisture Sensitivity Level	5%	10%	20 %	30%	40 %	50 %	60 %	70 %	80 %	90 %	
ody Thickness ≥3.1 mm	Level 2a	 ∞		94	44	32	26	16	7	5	4	35°
Including	Leverza	∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	124	60	41	33	28	10	7	6	30°
QFPs >84 pin,		~	~	167	78	53	42	36	14	10	8	25°
PLCCs (square)		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	231	103	69	57	47	19	13	10	20°
All MQFPs	Level 3	~	~	8	7	6	6	6	4	3	3	35°
or All BGAs ≥1 mm		∞	∞	10	9	8	7	7	5	4	4	30°
		~	~	13	11	10	9	9	7	6	5	25°
		∞	∞	17	14	13	12	12	10	8	7	20°
	Level 4	~	3	3	3	2	2	2	2	1	1	35°
		∞	5	4	4	4	3	3	3	2	2	30°
		∞	6	5	5	5	5	4	3	3	3	25°
		~	8	7	7	7	7	6	5	4	4	20°
	Level 5	∞	2	2	2	2	1	1	1	1	1	35°
		~	4	3	3	2	2	2	2	1	1	30°
		∞	5	5	4	4	3	3	2	2	2	25°
		~	7	7	6	5	5	4	3	3	3	20°
	Level 5a	~	1	1	1	1	1	1	1	1	1	35°
		~	2	1	1	1	1	1	1	1	1	30°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3	2	2	2	2	2	1	1	1	25°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	5	4	3	3	3	2	2	2	2	20°
Body 2.1 mm	Level 2a	~~~	~	~	~	58	30	22	3	2	1	35°
≤ Thickness <3.1 mm including PLCCs (rectangular) 18-32 pin SOICs (wide body) SOICs ≥20 pins, PQFPs ≤80 pins		~~~	~	~~	~~	86 149	39 51	28 37	4 6	3 4	2 3	30° 25°
		∞	∞	∞	~~	148 ∞	69	57 49	8	4 5	3 4	25 20°
	Laval 2				 9	7	6	5	2		1	
	Level 3	~	~	12 19	9 12	9	6 8	5 7	2	2 2	2	35° 30°
		∞	∞	25	12	12	10	9	5	2	2	25°
		∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	32	19	15	13	12	7	5	4	20°
	Level 4	~	5	4	3	3	2	2	1	1	1	35°
	Level	∞	7	5	4	4	3	3	2	2	1	30°
		∞	9	7	5	5	4	4	3	2	2	25°
		~	11	9	7	6	6	5	4	3	3	20°
	Level 5	∞	3	2	2	2	2	1	1	1	1	35°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	4	3	3	2	2	2	1	1	1	30°
		$\infty$	5	4	3	3	3	3	2	1	1	25°
		~	6	5	5	4	4	4	3	3	2	20°
	Level 5a	~	1	1	1	1	1	1	1	0.5	0.5	35°
		~	2	1	1	1	1	1	1	0.5	0.5	30°
		$\infty$	2	2	2	2	2	2	1	1	1	25°
		~	3	2	2	2	2	2	2	2	1	20°
Body Thickness <2.1 mm including SOICs <18 pin AII TQFPs, TSOPs or AII BGAs <1 mm body thickness	Level 2a	~	~	~	~	~	~	17	1	0.5	0.5	35°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	~	~	~	~	28	1	1	1	30°
		~	~	~	∞	~	~	~	2	1	1	25°
		~	~	~	~	~	~	~	2	2	1	20°
	Level 3	~	~	~	∞	~	8	5	1	0.5	0.5	35°
		∞	~	~	~	~	11	7	1	1	1	30°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	~	~	~	14	10	2	1	1	25°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	~	~~	~	20	13	2	2	1	20°
	Level 4	∞	∞	∞	7	4	3	2	1	0.5	0.5	35°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~	~~	9 12	5	4	3 4	1	1	1	30°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	12 17	7	5 7	4 6	2 2	1 2	1 1	25° 20°
		~~	~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		9				0.5		
	Level 5	~	~	7	3	2	2	1	1		0.5	35°
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	13 18	5 6	3 4	2 3	2 3	1 2	1 1	1 1	30° 25°
		∞	∞	26	6 8	4 6	3 5	3 4	2	2	1	25° 20°
	Level 5a		7	20	0 1	1		4	1	0.5	0.5	 35°
	Level 3d	∞	10	2	2	1	1	1	1	0.5 1	0.5 0.5	35° 30°
		∞	13	5	2	2	2	2	1	1	0.5	25°
		~~	18	6	4	3	2	2	2	2	1	20°

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. AV02-1890EN - April 27, 2009

