

**TC7126/A**

# **3-1/2 Digit Analog-to-Digital Converters**

#### **Features:**

- Internal Reference with Low Temperature Drift:
	- TC7126: 80ppm/°C, Typical
	- TC7126A: 35ppm/°C, Typical
- Zero Reading with Zero Input
- Low Noise: 15µV<sub>P-P</sub>
- High Resolution: 0.05%
- Low Input Leakage Current: 1pA Typ., 10pA Max.
- Precision Null Detectors with True Polarity at Zero
- High-Impedance Differential Input
- Convenient 9V Battery Operation with Low-Power Dissipation:  $500\mu$ W Typ.,  $900\mu$ W Max.

### **Applications:**

- Thermometry
- Bridge Readouts: Strain Gauges, Load Cells, Null Detectors
- Digital Meters and Panel Meters:
	- Voltage/Current/Ohms/Power, pH
- Digital Scales, Process Monitors

#### **Device Selection Table**



#### **General Description:**

The TC7126A is a 3-1/2 digit CMOS Analog-to-Digital Converter (ADC) containing all the active components necessary to construct a 0.05% resolution measurement system. Seven-segment decoders, digit and polarity drivers, voltage reference, and clock circuit are integrated on-chip. The TC7126A directly drives a Liquid Crystal Display (LCD), and includes a backplane driver.

A low-cost, high resolution indicating meter requires only a display, four resistors, and four capacitors. The TC7126A's extremely low-power drain and 9V battery operation make it ideal for portable applications.

The TC7126A reduces linearity error to less than 1 count. Rollover error (the difference in readings for equal magnitude, but opposite polarity input signals) is below ±1 count. High-impedance differential inputs offer 1pA leakage current and a  $10^{12}$  $\Omega$  input impedance. The  $15\mu V_{\text{P-P}}$  noise performance ensures a "rock solid" reading, and the auto-zero cycle ensures a zero display reading with a 0V input.

The TC7126A features a precision, low drift internal voltage reference and is functionally identical to the TC7126. A low drift external reference is not normally required with the TC7126A.

# **TC7126/A**

#### **Package Type**



# <span id="page-2-0"></span>**Typical Application**



# **Functional Block Diagram**



# **1.0 ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Ratings\***



\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.





**2:** Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.

**3:** Refer to "Differential Input" discussion.

**4:** Backplane drive is in phase with segment drive for "OFF" segment, 180° out of phase for "ON" segment. Frequency is 20 times conversion rate. Average DC component is less than 50mV.

**5:** See "[Typical Application"](#page-2-0).

6: During Auto-Zero phase, current is 10-20µA higher. A 48kHz ocillator increases current by 8µA (Typical). Common current is not included.

#### **TABLE 1-1: TC7126/A ELECTRICAL SPECIFICATIONS (CONTINUED)**



Note 1: Input voltages may exceed the supply voltages, provided the input current is limited to ±100µA.

**2:** Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.

**3:** Refer to "Differential Input" discussion.

**4:** Backplane drive is in phase with segment drive for "OFF" segment, 180° out of phase for "ON" segment. Frequency is 20 times conversion rate. Average DC component is less than 50mV.

**5:** See "Typical Application".

6: During Auto-Zero phase, current is 10-20µA higher. A 48kHz ocillator increases current by 8µA (Typical). Common current is not included.

# **2.0 PIN DESCRIPTIONS**

The descriptions of the pins are listed in [Table 2-1.](#page-6-0)

<span id="page-6-0"></span>





# **TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)**

# **3.0 DETAILED DESCRIPTION**

(All Pin Designations Refer to 40-Pin PDIP.)

### **3.1 Dual Slope Conversion Principles**

The TC7126A is a dual slope, integrating analog-todigital converter. An understanding of the dual slope conversion technique will aid in following the detailed TC7126/A operation theory.

The conventional dual slope converter measurement cycle has two distinct phases:

- Input Signal Integration
- Reference Voltage Integration (De-integration)

The input signal being converted is integrated for a fixed time period  $(T_{\text{SI}})$ . Time is measured by counting clock pulses. An opposite polarity constant reference voltage is then integrated until the integrator output voltage returns to zero. The reference integration time is directly proportional to the input signal  $(T_{\text{RI}})$  (see [Figure \)](#page-8-0).

<span id="page-8-0"></span>

*FIGURE 3-1: Basic Dual Slope Converter*

In a simple dual slope converter, a complete conversion requires the integrator output to "ramp-up" and "ramp-down."

A simple mathematical equation relates the input signal, reference voltage and integration time:

#### **EQUATION 3-1:**

$$
\frac{1}{RC} \int_0^{T_{SI}} v_{IN}(t) d_t = \frac{v_R T_{RI}}{RC}
$$

Where:

 $V_R$  = Reference voltage

 $T_{SI}$  = Signal integration time (fixed)

 $T<sub>RI</sub>$  = Reference voltage integration time (variable)

For a constant  $V_{IN}$ :

#### **EQUATION 3-2:**

$$
V_{IN} = V_{R} \frac{T_{RI}}{T_{SI}}
$$

The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values, as long as they are stable during a measurement cycle. Noise immunity is an inherent benefit. Noise spikes are integrated or averaged to zero during integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation converters in high noise environments. Interfering signals with frequency components at multiples of the averaging period will be attenuated. Integrating ADCs commonly operate with the signal integration period set to a multiple of the 50Hz/60Hz power line period (see [Figure 3-2\)](#page-8-1).



<span id="page-8-1"></span>*FIGURE 3-2: Normal Mode Rejection of Dual Slope Converter*

# **4.0 ANALOG SECTION**

In addition to the basic integrate and de-integrate dual slope cycles discussed above, the TC7126A design incorporates an auto-zero cycle. This cycle removes buffer amplifier, integrator and comparator offset voltage error terms from the conversion. A true digital zero reading results without external adjusting potentiometers. A complete conversion consists of three phases:

- 1. Auto-Zero phase
- 2. Signal Integrate phase
- 3. Reference Integrate phase

# **4.1 Auto-Zero Phase**

During the auto-zero phase, the differential input signal is disconnected from the circuit by opening internal analog gates. The internal nodes are shorted to analog common (ground) to establish a zero input condition. Additional analog gates close a feedback loop around the integrator and comparator. This loop permits comparator offset voltage error compensation. The voltage level established on  $C_{AZ}$  compensates for device offset voltages. The auto-zero phase residual is typically  $10\mu$ V to  $15\mu$ V. The auto-zero cycle length is 1000 to 3000 clock periods.

# **4.2 Signal Integrate Phase**

The auto-zero loop is entered and the internal differential inputs connect to  $V_{IN}$ + and  $V_{IN}$ . The differential input signal is integrated for a fixed time period. The TC7126/A signal integration period is 1000 clock periods or counts. The externally set clock frequency is divided by four before clocking the internal counters. The integration time period is:

#### **EQUATION 4-1:**

 $T_{SI} = \frac{4}{F_{O}}$  $\frac{1}{F_{\text{OSC}}}$  x 1000

Where:  $F_{\text{OSC}}$  = external clock frequency.

The differential input voltage must be within the device Common mode range when the converter and measured system share the same power supply common (ground). If the converter and measured system do not share the same power supply common,  $V_{IN}$ - should be tied to analog common.

Polarity is determined at the end of signal integrate phase. The sign bit is a true polarity indication, in that signals less than 1LSB are correctly determined. This allows precision null detection limited only by device noise and auto-zero residual offsets.

# **4.3 Reference Integrate Phase**

The third phase is reference integrate or de-integrate.  $V_{IN}$ - is internally connected to analog common and  $V_{IN}$ + is connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal and is between 0 and 2000 counts. The digital reading displayed is:

#### **EQUATION 4-2:**

 $\rm V_{IN}$  $\frac{V_{IN}}{V_{REF}}$ 

# <span id="page-10-1"></span>**5.0 DIGITAL SECTION**

The TC7126A contains all the segment drivers necessary to directly drive a 3-1/2 digit LCD, including an LCD backplane driver. The backplane frequency is the external clock frequency divided by 800. For 3 conversions per second, the backplane frequency is 60Hz with a 5V nominal amplitude. When a segment driver is in phase with the backplane signal, the segment is OFF. An out of phase segment drive signal causes the segment to be ON (visible). This AC drive configuration results in negligible DC voltage across each LCD segment, ensuring long LCD life. The polarity segment driver is ON for negative analog inputs. If  $V_{IN}$ + and  $V_{IN}$ are reversed, this indicator reverses.

On the TC7126A, when the TEST pin is pulled to V+, all segments are turned ON and the display reads - 1888. During this mode, LCD segments have a constant DC voltage impressed.



The display font and segment drive assignment are shown in [Figure 5-1.](#page-10-0)



*Assignment*

<span id="page-10-0"></span>*FIGURE 5-1: Display Font and Segment* 

# **5.1 System Timing**

The oscillator frequency is divided by four prior to clocking the internal decade counters. The four-phase measurement cycle takes a total of 4000 counts (16,000 clock pulses). The 4000-count cycle is independent of input signal magnitude.

Each phase of the measurement cycle has the following length:

1. Auto-Zero Phase: 1000 to 3000 counts (4000 to 12,000 clock pulses).

> For signals less than full scale, the auto-zero phase is assigned the unused reference integrate time period.

2. Signal Integrate: 1000 counts (4000 clock pulses).

> This time period is fixed. The integration period is:

#### **EQUATION 5-1:**

$$
T_{SI} = 4000 \frac{1}{F_{OSC}}
$$

Where:  $F_{\text{OSC}}$  is the externally set clock frequency.

3. Reference Integrate: 0 to 2000 counts (0 to 8000 clock pulses).

The TC7126A is a drop-in replacement for the TC7126 and ICL7126, which offer a greatly improved internal reference temperature coefficient. No external component value changes are required to upgrade existing designs.

### **6.0 COMPONENT VALUE SELECTION**

# <span id="page-11-1"></span>**6.1 Auto-Zero Capacitor (CAZ)**

The  $C_{AZ}$  capacitor size has some influence on system noise. A  $0.47\mu$ F capacitor is recommended for 200mV full scale applications where 1LSB is  $100\mu$ V. A  $0.033\mu$ F capacitor is adequate for 2.0V full scale applications. A mylar type dielectric capacitor is adequate.

# **6.2 Reference Voltage Capacitor (CREF)**

The reference voltage, used to ramp the integrator output voltage back to zero during the reference integrate phase, is stored on  $C_{REF}$ . A 0.1 $\mu$ F capacitor is acceptable when  $V_{REF}$ - is tied to analog common. If a large Common mode voltage exists ( $V_{REF}$  – analog common) and the application requires a 200mV full scale, increase  $C_{REF}$  to 1 $\mu$ F. Rollover error will be held to less than 0.5 count. A Mylar type dielectric capacitor is adequate.

# <span id="page-11-0"></span>**6.3 Integrating Capacitor (CINT)**

 $C<sub>INT</sub>$  should be selected to maximize integrator output voltage swing without causing output saturation. Due to the TC7126A's superior analog common temperature coefficient specification, analog common will normally supply the differential voltage reference. For this case, a ±2V full scale integrator output swing is satisfactory. For 3 readings per second ( $F<sub>OSC</sub> = 48kHz$ ), a 0.047 $\mu$ F value is suggested. For 1 reading per second,  $0.15\mu F$ is recommended. If a different oscillator frequency is used,  $C_{INT}$  must be changed in inverse proportion to maintain the nominal ±2V integrator swing.

An exact expression for  $C<sub>INT</sub>$  is:

#### **EQUATION 6-1:**

$$
\text{C}_{\text{INT}} = \frac{(4000) \left(\frac{1}{F_{\text{OSC}}}\right) \left(\frac{\text{V}_{\text{FS}}}{R_{\text{INT}}}\right)}{\text{V}_{\text{INT}}}
$$

Where:

 $F<sub>OSC</sub> = \text{Clock frequency at Pin 38}$  $V_{FS}$  = Full scale input voltage  $R_{INT}$  = Integrating resistor  $V_{INT}$  = Desired full scale integrator output swing

At 3 readings per second, a  $750\Omega$  resistor should be placed in series with  $C_{\text{INT}}$ . This increases accuracy by compensating for comparator delay.  $C<sub>INT</sub>$  must have low dielectric absorption to minimize rollover error. A polypropylene capacitor is recommended.

# **6.4 Integrating Resistor (RINT)**

The input buffer amplifier and integrator are designed with Class A output stages. The output stage idling current is  $6\mu A$ . The integrator and buffer can supply  $1\mu$ A drive current with negligible linearity errors.  $R_{INT}$  is chosen to remain in the output stage linear drive region, but not so large that PC board leakage currents induce errors. For a 200mV full scale,  $R_{INT}$  is 180k $\Omega$ . A 2V full scale requires 1.8M $\Omega$ .



**Note:**  $F_{\text{OSC}} = 48$ kHz (3 readings per sec).

### **6.5 Oscillator Components**

 $C<sub>OSC</sub>$  should be 50pF;  $R<sub>OSC</sub>$  is selected from the equation:

#### **EQUATION 6-2:**

$$
F_{\text{OSC}} = \frac{0.45}{\text{RC}}
$$

For a 48kHz clock (3 conversions per second),  $R = 180k\Omega$ .

Note that  $F<sub>OSC</sub>$  is 44 to generate the TC7126A's internal clock. The backplane drive signal is derived by dividing  $F<sub>OSC</sub>$  by 800.

To achieve maximum rejection of 60Hz noise pickup, the signal integrate period should be a multiple of 60Hz. Oscillator frequencies of 24kHz, 12kHz, 80kHz, 60kHz, 40kHz, etc. should be selected. For 50Hz rejection, oscillator frequencies of 20kHz, 100kHz, 66-2/3kHz, 50kHz, 40kHz, etc. would be suitable. Note that 40kHz (2.5 readings per second) will reject both  $50$ Hz and  $60$ Hz.

#### <span id="page-12-0"></span>**6.6 Reference Voltage Selection**

A full scale reading (2000 counts) requires the input signal be twice the reference voltage.



**Note:**  $V_{FS} = 2V_{REF}$ .

In some applications, a scale factor other than unity may exist between a transducer output voltage and the required digital reading. Assume, for example, a pressure transducer output for 2000lb/in<sup>2</sup> is 400mV. Rather than dividing the input voltage by two, the reference voltage should be set to 200mV. This permits the transducer input to be used directly.

The differential reference can also be used where a digital zero reading is required when  $V_{IN}$  is not equal to zero. This is common in temperature measuring instrumentation. A compensating offset voltage can be applied between analog common and  $V_{IN}$ . The transducer output is connected between  $V_{IN}$ + and analog common.

## **7.0 DEVICE PIN FUNCTIONAL DESCRIPTION**

(Pin Numbers Refer to the 40-Pin PDIP.)

# **7.1 Differential Signal Inputs VIN+ (Pin 31), VIN- (Pin 30)**

The TC7126A is designed with true differential inputs and accepts input signals within the input stage Common mode voltage range  $(V_{CM})$ . Typical range is  $V_+$  – 1V to  $V_+$  1V. Common mode voltages are removed from the system when the TC7126A operates from a battery or floating power source (isolated from measured system), and  $V_{1N^-}$  is connected to analog common ( $V_{COM}$ ) (see [Figure 7-2](#page-13-0)).

In systems where Common mode voltages exist, the TC7126A's 86 dB Common mode rejection ratio minimizes error. Common mode voltages do, however, affect the integrator output level. A worst-case condition exists if a large positive  $V_{CM}$  exists in conjunction with a full scale negative differential signal. The negative signal drives the integrator output positive along with  $V_{CM}$  (see [Figure 7-1\)](#page-13-1). For such applications, the integrator output swing can be reduced below the recommended 2V full scale swing. The integrator output will swing within 0.3V of V+ or V- without increased linearity error.



<span id="page-13-1"></span>*FIGURE 7-1: Common Mode Voltage Reduces Available Integrator Swing (* $V_{COM} \neq V_{IN}$ *)* 

# **7.2 Differential Reference VREF+ (Pin 36), VREF- (Pin 35)**

The reference voltage can be generated anywhere within the V+ to V- power supply range.

To prevent rollover type errors being induced by large Common mode voltages,  $C_{REF}$  should be large compared to stray node capacitance.

The TC7126A offers a significantly improved analog common temperature coefficient. This potential provides a very stable voltage, suitable for use as a reference. The temperature coefficient of analog common is typically 35ppm/°C for the TC7126A and 80 ppm/°C for the TC7126.



<span id="page-13-0"></span>

*FIGURE 7-2: Common Mode Voltage Removed in Battery Operation with V<sub>IN</sub> = Analog Common* 

# <span id="page-14-0"></span>**7.3 Analog Common (Pin 32)**

The analog common pin is set at a voltage potential approximately 3V below V+. The potential is between 2.7V and 3.35V below V+. Analog common is tied internally to an N-channel FET capable of sinking  $100\mu$ A. This FET will hold the common line at 3V should an external load attempt to pull the common line toward V<sub>+</sub>. Analog common source current is limited to  $1\mu$ A. Therefore, analog common is easily pulled to a more negative voltage (i.e., below  $V_+ - 3V$ ).

The TC7126A connects the internal  $V_{IN}$ + and  $V_{IN}$ inputs to analog common during the auto-zero phase. During the reference integrate phase,  $V_{1N^-}$  is connected to analog common. If  $V_{IN}$ - is not externally connected to analog common, a Common mode voltage exists, but is rejected by the converter's 86dB Common mode rejection ratio. In battery operation, analog common and  $V_{\text{IN}}$ - are usually connected, removing Common mode voltage concerns. In systems where  $V_{IN}$  is connected to power supply ground or to a given voltage, analog common should be connected to  $V_{IN}$ .

The analog common pin serves to set the analog section reference, or common point. The TC7126A is specifically designed to operate from a battery, or in any measurement system where input signals are not referenced (float) with respect to the TC7126A's power source. The analog common potential of  $V_+ - 3V$  gives a 7V end of battery life voltage. The common potential has a 0.001%/% voltage coefficient and a 15 $\Omega$  output impedance.

With sufficiently high total supply voltage  $(V_{+} - V_{-} > 7V)$ , analog common is a very stable potential with excellent temperature stability (typically 35ppm/°C). This potential can be used to generate the TC7126A's reference voltage. An external voltage reference will be unnecessary in most cases because of the 35ppm/°C temperature coefficient. See **[Section 7.5 "TC7126A Internal](#page-14-2) [Voltage Reference"](#page-14-2)**, TC7126A Internal Voltage Reference discussion.

### <span id="page-14-1"></span>**7.4 TEST (Pin 37)**

The TEST pin potential is 5V less than V+. TEST may be used as the negative power supply connection for external CMOS logic. The TEST pin is tied to the internally generated negative logic supply through a 500 $\Omega$ resistor. The TEST pin load should be no more than 1mA. See **[Section 5.0 "DIGITAL SECTION"](#page-10-1)**, Digital Section for additional information on using TEST as a negative digital logic supply.

If TEST is pulled HIGH (to  $V_{+}$ ), all segments plus the minus sign will be activated. DO NOT OPERATE IN THIS MODE FOR MORE THAN SEVERAL MINUTES. With  $TEST = V_{+}$ , the LCD segments are impressed with a DC voltage which will destroy the LCD.

### <span id="page-14-2"></span>**7.5 TC7126A Internal Voltage Reference**

The TC7126A's analog common voltage temperature stability has been significantly improved ([Figure 7-3](#page-14-3)). The "A" version of the industry standard TC7126 device allows users to upgrade old systems and design new systems, without external voltage references. External R and C values do not need to be changed. [Figure 7-4](#page-14-4) shows analog common supplying the necessary voltage reference for the TC7126A.



*Coefficient*

<span id="page-14-3"></span>*FIGURE 7-3: Analog Common Temp.* 



<span id="page-14-4"></span>

# **8.0 TYPICAL APPLICATIONS**

## **8.1 Liquid Crystal Display Sources**

Several manufacturers supply standard LCDs to interface with the TC7126A, 3-1/2 digit analog-to-digital converter.



**Note:** Contact LCD manufacturer for full product listing/specifications.

#### **8.2 Decimal Point and Annunciator Drive**

The TEST pin is connected to the internally generated digital logic supply ground through a  $500\Omega$  resistor. The TEST pin may be used as the negative supply for external CMOS gate segment drivers. LCD annunciators for decimal points, low battery indication, or function indication may be added, without adding an additional supply. No more than 1mA should be supplied by the TEST pin; its potential is approximately 5V below V+ (see [Figure \)](#page-15-0).

<span id="page-15-0"></span>

*FIGURE 8-1: Decimal Point and Annunciator Drives*

# **8.3 Flat Package**

The TC7126 is available in an epoxy 64-pin formed lead package. A test socket for the TC7126ACBQ device is available:

Part Number: IC 51-42 Manufacturer: Yamaichi<br>Distribution: Nepenthe

Nepenthe Distribution 2471 East Bayshore, Ste. 520 Palo Alto, CA 94043 (650) 856-9332

### **8.4 Ratiometric Resistance Measurements**

The TC7126A's true differential input and differential reference make ratiometric reading possible. In a ratiometric operation, an unknown resistance is measured with respect to a known standard resistance. No accurately defined reference voltage is needed.

The unknown resistance is put in series with a known standard and a current passed through the pair. The voltage developed across the unknown is applied to the input and the voltage across the known resistor is applied to the reference input. If the unknown equals the standard, the display will read 1000. The displayed reading can be determined from the following expression:

#### **EQUATION 8-1:**

Displayed (Reading) =

RUNKNOWN R<sub>STANDARD</sub> x 1000 The display will over range for  $R_{UNKNOWN} \ge 2$  x RSTANDARD (see [Figure 8-2\)](#page-16-0).



<span id="page-16-0"></span>*FIGURE 8-2: Low Parts Count Ratiometric Resistance Measurement*





*FIGURE 8-3: 3-1/2 Digit True RMS AC DMM*



*FIGURE 8-4: Integrated Circuit Temperature Sensor*



*FIGURE 8-5: Temperature Sensor*



*FIGURE 8-6: Positive Temperature Coefficient Resistor Temperature Sensor*

# **9.0 PACKAGING INFORMATION**

# **9.1 Package Marking Information**

Package marking data not available at this time.

# **TC7126/A**

#### **9.2 Taping Form**





#### **9.3 Package Dimensions**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





# **9.4 Package Dimensions (Continued)**



# **10.0 REVISION HISTORY**

**Revision D (December 2012)**

Added a note to each package outline drawing.

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



# **TC7126/A**

**NOTES:**

#### **Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE**.** Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# **QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV**   $=$  **ISO/TS 16949**  $=$

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2002-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620768372

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



# **Worldwide Sales and Service**

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: [http://www.microchip.com/](http://support.microchip.com) support

Web Address: www.microchip.com

**Atlanta** Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

**Indianapolis** Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

**Los Angeles** Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**Santa Clara** Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

**Toronto** Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### **ASIA/PACIFIC**

**Asia Pacific Office** Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 **China - Hong Kong SAR** Tel: 852-2943-5100

Fax: 852-2401-3431 **China - Nanjing**

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao**

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### **ASIA/PACIFIC**

**India - Bangalore** Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

**India - Pune** Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur** Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

**Philippines - Manila** Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 **Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

**France - Paris** Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan**  Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820