

## System Side Single Cell Fuel Gauge

### General Description

The RT9426 Li-Ion / Li-Polymer battery fuel gauge is a microcontroller peripheral that provides fuel gauging for single-cell battery packs. The RT9426 resides within the battery pack or on the system's main board and manages a non-removable battery or removable battery pack.


The RT9426 reports *StateOfCharge*, *StateOfHealth*, *FullChargeCapacity*, *TimeToEmpty* and *CycleCount* based on the Voltaic Gauge with Current Sensing (VGCS) algorithm by using the voltage difference between battery voltage and OCV to calculate the increasing or decreasing SOC, with current sensing compensation to report battery SOC.

Voltaic Gauge with Current Sensing algorithm can support smoothly SOC and does not accumulate error with time and current. That is an advantage compared to coulomb counter which suffer from SOC drift caused by current sense error and battery self-discharge.

The RT9426 provides complete battery status monitor with interrupt alarm function. It could alert to host processor actively when condition of battery over/under-voltage and over-temperature in charge/discharge. Especially for high C-rate battery charging application, it can measure battery voltage by kelvin sense connection to eliminate the IR drop effect for optimal charging profile and safety. More useful alarm functions are Under SOC alert, SOC Change and battery presence status change.


### Marking Information

RT9426GQW



01 : Product Code  
W : Date Code

RT9426WSC



71 : Product Code  
W : Date Code


### Features

- Support System Side Fuel Gauging
- Battery Fuel Gauge for 1-Series (1sXp) Li-Ion/Li-Polymer Applications
- State of Charge (SOC) Calculated by VoltaicGauge™ with Current Sensing (VGCS)
- No Accumulation Error on Capacity Calculation
- Battery SOC, SOH, FCC, TTE and Cycle Count Report
- Voltage Measurement : ±7.5mV
- Current Measurement : ±1%
- Battery Temperature Measurement: ±3°C
- Battery monitor with alert indicator for Voltage, Current, Temperature, SOC and Presence
- High C-Rate Battery Charging Compliance
- Low Power Consumption
- Low-Value Sense Resistor (2.5 to 20mΩ, typical 10mΩ)
- 12 Pin WDFN Package with 0.4mm Pitch
- 9 Bump WL-CSP Package with 0.5mm Pitch
- I<sup>2</sup>C Controlled Interface

### Applications

- Smartphones
- Tablet PC
- Wearable Device
- Digital Still Cameras
- Digital Video Cameras
- Handheld and Portable Applications

### Ordering Information




Note :

Richtek products are :


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering.

## Pin Configuration

(TOP VIEW)




WDFN-12L 2.5x4




WL-CSP-9B 2.29x1.74 (BSC)

## Simplified Application Circuit

For WDFN-12L 2.5x4




For WL-CSP-9B 2.29x1.74 (BSC)



**Functional Pin Description**

Pin No.		Pin Name	Pin Function
WDFN-12L 2.5x4	WL-CSP-9B 2.29x1.74 (BSC)		
1	--	NC	No connection. Please keep floating.
2	--	VBATG	Battery voltage sensing negative input. Connect to battery connector with kelvin connection.
3	C3	VDD/VBAT	Power supply input and battery voltage sensing input for WL-CSP package.
4	--	VBATS	Battery voltage sensing positive input. Connect to battery connector with kelvin connection.
5	B3	VPTS	Power reference output pin for temperature measurement.
6	B2	VSS	Device ground.
7	C2	CSP	Battery current sensing positive input. Connect a 10mΩ sense resistor with kelvin connection.
8	C1	CSN	Battery current sensing negative input. Connect a 10mΩ sense resistor with kelvin connection.
9	B1	TS	Temperature measurement input.
10	A2	SDA	Serial data input. Slave I <sup>2</sup> C serial communications data line for communication with system. Open-drain I/O.
11	A3	SCL	Serial clock input. Slave I <sup>2</sup> C serial communications clock line for communication with system. Open-drain I/O.
12	A1	ALERT	Alert open-drain indicator output.

Functional Block Diagram



**Absolute Maximum Ratings** (Note 1)

- Voltage on CSN Pin to CSP ----- -0.3V to 2V
- Voltage on VBATS, VBATG, VPTS, TS to VSS ----- -0.3V to (V<sub>DD</sub> + 0.3V)
- Voltage on VDD Pin Relative to VSS ----- -0.3V to 6V
- Voltage on All Other Pins Relative to VSS ----- -0.3V to 6V
- Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C
  - WDFN-12L 2.5x4 ----- 3.25W
  - WL-CSP-9B 2.29x1.74 (BSC) ----- 1.65W
- Package Thermal Resistance (Note 2)
  - WDFN-12L 2.5x4, θ<sub>JA</sub> ----- 30.7°C/W
  - WDFN-12L 2.5x4, θ<sub>JC</sub> ----- 4°C/W
  - WL-CSP-9B 2.29x1.74 (BSC), θ<sub>JA</sub> ----- 60.3°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
  - HBM (Human Body Model) ----- 2kV

**Recommended Operating Conditions** (Note 4)

- Supply Voltage, VDD ----- 2.5V to 5.5V
- Ambient Temperature Range ----- -40°C to 85°C
- Junction Temperature Range ----- -40°C to 125°C

**Electrical Characteristics**

(2.5V ≤ V<sub>DD</sub> ≤ 5.5V, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Operation Voltage		VDD - VSS	2.5	--	5.5	V
Active Current	I <sub>ACTIVE</sub>	Active mode, VDD = 3.8V, BD_PRES_EN = 0 and not including external temp. measurement current.	--	14	20	μA
Sleep Current	I <sub>SLEEP</sub>	Sleep mode, VDD = 3.8V, BD_PRES_EN = 0 and not including external temp. measurement current.	--	5	7	μA
Shutdown Current	I <sub>SHUTDOWN</sub>	VDD = 3.8V	--	0.5	1	μA
Voltage Measurement Range			2.5	--	VDD	V
Voltage Measurement Error	V <sub>ERR</sub>	VBATS = 4V, VBATG = 0V	-7.5	--	7.5	mV
Current Measurement Range		V <sub>CSP</sub> - V <sub>CSEN</sub>	-125	--	125	mV
Current Measurement Error	I <sub>ERR</sub>	Current = 1A, R <sub>SENSE</sub> = 10mΩ	-1	--	1	%
Temperature Measurement Error	ExtT <sub>GERR</sub>	T <sub>A</sub> = 25°C (Note 5)	-3	--	3	°C

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Internal Temperature Measurement Range		(Note 6)	-40	--	85	°C
Internal Temperature Measurement Error	IntT <sub>GERR</sub>	T <sub>A</sub> = 25°C	--	±3	--	°C
Input Impedance : VBATS, VBATG, TS			15	--	--	MΩ
Input Impedance : CSN, CSP			1	--	--	MΩ
Battery Presence Detect Threshold			0.91x VDD	0.94x VDD	0.97x VDD	V
Battery Presence Detect Pull High Resistor			--	150	--	kΩ
Battery Insertion Detection Time			--	--	25	ms
Battery Removal Detection Time			--	--	1.1	ms
VPTS Output Drive		I <sub>OUT</sub> = 0.5mA	1.146	1.2	1.254	V
Input Logic-High : SCL, SDA, ALERT	V <sub>IH</sub>	Reference to VSS	1.4	--	--	V
Input Logic-Low : SCL, SDA, ALERT	V <sub>IL</sub>	Reference to VSS	--	--	0.5	V
Output Logic-Low : SDA, ALERT	V <sub>OL</sub>	I <sub>OL</sub> = 3mA (Reference to VSS)	--	--	0.4	V
Pulldown Current : SCL, SDA, ALERT	I <sub>PDN</sub>	VDD = 4.5V, V <sub>SCL, SDA, ALERT</sub> = 0.4V	0.05	0.2	0.4	μA

## Electrical Characteristics : I<sup>2</sup>C Interface


(2.5V ≤ V<sub>DD</sub> ≤ 4.5V, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Clock Operating Frequency	f <sub>SCL</sub>	(Note 7)	10	--	400	kHz
Bus Free Time Between a STOP and START Condition	t <sub>BUF</sub>		1.3	--	--	μs
Hold Time After START Condition	t <sub>HD:STA</sub>	(Note 7)	0.6	--	--	μs
Low Period of the SCL Clock	t <sub>LOW</sub>		1.3	--	--	μs
High Period of the SCL Clock	t <sub>HIGH</sub>		0.6	--	--	μs
Setup Time for a Repeated START Condition	t <sub>SU:STA</sub>		0.6	--	--	μs
Data Hold Time	t <sub>HD:DAT</sub>	(Note 8, 9)	0.2	--	0.9	μs
Data Setup Time	t <sub>SU:DAT</sub>	(Note 8)	100	--	--	ns
Clock Data Rise Time	t <sub>R</sub>		20	--	300	ns
Clock Data Fall Time	t <sub>F</sub>		20	--	300	ns

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Set-up Time for STOP Condition	$t_{SU:STO}$		0.6	--	--	$\mu\text{s}$
Spike Pulse Widths Suppressed by Input Filter	$t_{SP}$	(Note 10)	0	--	50	ns
Capacitive Load for Each Bus Line	$C_B$	(Note 11)	--	--	400	pF
SCL, SDA Input Capacitance	$C_{BIN}$		--	--	60	pF


- Note 1.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.**  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^\circ\text{C}$  with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{JC}$  is measured at the top of the package.
- Note 3.** Devices are ESD sensitive. Handling precaution is recommended.
- Note 4.** The device is not guaranteed to function outside its operating conditions.
- Note 5.** The thermistor is use 10k NTC and beta 3435k, default is SEMITEC 103KT1608T.
- Note 6.** Specifications are 100% tested at  $T_A = 25^\circ\text{C}$ . Limits over the operating range are guaranteed by design and characterization.
- Note 7.**  $f_{SCL}$  must meet the minimum clock low time plus the rise/fall times.
- Note 8.** The maximum  $t_{HD:DAT}$  has only to be met if the device does not stretch the low period ( $t_{LOW}$ ) of the SCL signal.
- Note 9.** This device internally provides a hold time of at least 75ns for the SDA signal (referred to the  $V_{IHMIN}$ ) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- Note 10.** Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.
- Note 11.**  $C_B$  – total capacitance of one bus line in pF.

## I<sup>2</sup>C Timing Diagram




## Typical Application Circuit

For WDFN-12L 2.5x4



For WL-CSP-9B 2.29x1.74 (BSC)




\* Both WL-CSP and WDFN can option High/Low Side NTC




**Typical Operating Characteristics**

\* : Sample accuracy with custom parameter into the IC.


**Voltage ADC Error vs. Temperature**




**Current ADC Error vs. Temperature**



**Temperature Measurement Error vs. Temperature**



**SOC Accuracy\***



## Application Information

### ADC for Voltage, Current and Temperature

Battery voltage is measured at the VBATS pin input with respect to VBATG over a 2.5 to 5.5V range with resolutions of 1mV. The ADC calculates the first cell voltage for a period of 250ms after IC POR and then for a period of 1s for every cycle afterwards. The Voltage register requires 1s to update after exiting Sleep mode. The result is placed in the *Voltage* register at the end of each conversion period.


The RT9426 Fuel Gauge measures battery current in charging and discharging and reports it to *Current* register. The measurement range is 10A (RS = 10mΩ), and the resolution is 1mA.

The RT9426 reports temperature to *Temperature* register by measuring battery temperature or chip temperature. When measuring battery temperature, an external NTC resistor will be used.

### VoltaicGauge™ with Current Sensing (VGCS)

#### Algorithm

The VGCS algorithm is based on the battery voltage and the dynamic difference of battery voltage and battery current measurement, by iterating battery voltage information and compensating with current information to increase or decrease delta SOC, then integrate to SOC. The below figure is for VGCS functional block.



The RT9426 got battery voltage information then using OCV table and iterate calculation with current correction to calculate delta SOC, then using design capacity and battery capacity as a reference to optimize result and output final SOC result. VGCS also support high C-RATE charging technology.

The coulomb counter based fuel gauge suffers from SOC drift due to current-sense error and cell self-discharge. Even there is a very small current sensing error, the coulomb counter accumulates the error from time to time, VGCS is based on voltage iteration algorithm to reach stable SOC behavior and only using current information to fine tune result for getting good transient state response. VGCS does not accumulate current and suffer SOC drift issue like traditional coulomb counter.

### Design Capacity

The *DesignCapacity* register should be set with proper value after IC POR, Design Capacity is the expected capacity when cell has been made and it's not been changed when VGCS active. Design Capacity is used as a reference input for VGCS algorithm. The resolution of Design Capacity is 1mAh and default value is 0x07D0 (2000mAh).

### SOC Report

The *StateOfCharge* register is a read-only register that displays the state of charge of the cell as calculated by the VGCS algorithm. The result is displayed as a percentage of the cell's full capacity. This register automatically adapts to variation in battery size since the Fuel Gauge naturally recognize relative SOC. The

units of SOC is %. The reported SOC also includes residual capacity, which might not be available to the actual application because of early termination voltage requirements. When SOC = 0, typical applications have no remaining capacity. The first update occurs in 250ms after POR of the IC.

**Power Mode**

There are three power mode for the RT9426. Each power mode could be applied on different application for different power consumption considering. The three power modes are Active mode, Sleep mode and Shutdown mode.

**Active Mode**

The active mode is recommended and it is the default power mode after POR. In active mode, the *Voltage*, *Current*, *Temperature*, *AverageVoltage*, *AverageCurrent* and *AverageTemperature* will be updated every second.

**Sleep Mode**


The sleep mode behavior is same as the active mode but it has the longer measurement period. The period in the sleep mode is programmable. The minimum period is 2 times of active mode and the maximum period is 16 times of active mode. The default period is 4 times of active mode. When sleep mode function is enabled, it could be entered/exited by sending commands or by Fuel Gauge self-detection.

**Shutdown Mode**

In shutdown mode, the RT9426 will stop all measurement behaviors and stop to update registers to keep the minimum power consumption. To enter shutdown mode, the function should be enabled first. Then, it could be entered by either sending command or pulling low I<sup>2</sup>C bus.

To exit shutdown mode, an exit shutdown command should be received when it's entered by command. Otherwise, the I<sup>2</sup>C bus should be pulled high when it's entered by I<sup>2</sup>C bus low condition.

**Power Mode Switching**



\*: Exit shutdown or sleep mode method must be follow as entry method last time.  
Ex: Entry sleep mode by command, it must also use command to exit sleep mode.

**Controller**

The controller takes care of the control flow of system routine, ADC measurement flow, algorithm calculation and alert determined.

**Power Up Sequence**

When the RT9426 is power on, the Fuel Gauge (FG) measures the battery voltage and then predicts the first SOC according to the voltage for a period of 250ms. The first SOC would be accurate if the battery has been well relaxed for over 30 minutes. Otherwise, the initial SOC error occurs. However, the initial SOC error will be convergent and the SOC will be adjusted gradually and finally approach to the OCV when battery is relaxed.

**Quick Sensing**

A Quick Sensing operation allows the RT9426 to restart battery voltage sensing and *StateOfCharge* calculation. The operation is used to reduce the initial *StateOfCharge* error caused by improper power-on sequence. A Quick Sensing operation could be performed by I<sup>2</sup>C Quick Sensing command (0x4000) to the *Control* register.

## Alert Function

The RT9426 support several kinds of alert to alarm system there is abnormal condition need to be noticed, such as over temperature or under voltage. It total includes over-temperature in charge (OTC), over-temperature in discharge (OTD), over-voltage (OV), under-voltage (UV), under-SOC (US) and SOC change (SC).

Host can polling the  $\overline{\text{ALERT}}$  Flag for a period to monitor system status or accept the interrupt notice from the RT9426  $\overline{\text{ALERT}}$  pin. Alert need to be enabled before it works. There are 2 ways to enable alert function. One is to enable specified bit operation, the other is just to set a proper value to detection threshold. Please refer to below diagram and descriptions for detailed.




Figure 1. ALERT Function Timing Diagram

1. ALERT occur but ALERT\_EN is disabled, ALERT FLAG have no response.
2. ALERT\_EN enable, ALERT FLAG is set when ALERT condition occur.
3. ALERT FLAG is cleared when ALERT condition recover.
4. When ALERT FLAG is already set and IRQ\_EN is set, IRQ and  $\overline{\text{ALERT}}$  PIN output have no response.
5. IRQ is set and  $\overline{\text{ALERT}}$  PIN output low only when IRQ\_EN is set and ALERT FLAG state change.
6. IRQ and  $\overline{\text{ALERT}}$  PIN are read clear only.
7. Clear IRQ\_EN have no effect on IRQ and  $\overline{\text{ALERT}}$  PIN output.
8. Disable ALERT\_EN will also clear ALERT FLAG.





Figure 2. SC ALERT Function Timing Diagram

1. ALERT condition occur but ALERT\_EN disable, ALERT FLAG have no response
2. ALERT\_EN enable, ALERT FLAG is set when ALERT condition occur.
3. ALERT FLAG is cleared when driver write ALERT\_FLAG to 0.
4. When ALERT\_FLAG is already set and IRQ\_EN is set, IRQ and ALERT PIN output have no response.
5. IRQ is set and  $\overline{\text{ALERT PIN}}$  output low only when IRQ\_EN is set and ALERT FLAG state set.
6. IRQ and  $\overline{\text{ALERT PIN}}$  are read clear only, driver read clear IRQ will also clear ALERT FLAG
7. Clear IRQ\_EN have no effect on IRQ and  $\overline{\text{ALERT PIN}}$  output.
8. Disable ALERT\_EN will also clear ALERT\_FLAG.


## I<sup>2</sup>C Interface

The RT9426 I<sup>2</sup>C slave address = 7'b1010101. I<sup>2</sup>C interface support fast mode (bit rate up to 400kb/s). The write or read bit stream is shown below :

Read data from the RT9426



Write data to the RT9426



□ Driven by Master, □ Driven by Slave (RT9426), □ P Stop, □ S Start, □ Sr Repeat Start

## Register Summary Table

Name	Symbol	Address	Unit	Mode	Reset
Control	CNTL	0x00 to 0x01	--	R/W	0x0000
Current	CURR	0x04 to 0x05	mA	R	0x0000
Temperature	TEMP	0x06 to 0x07	0.1°K	R/W	0x0BA6
Voltage	VBAT	0x08 to 0x09	mV	R	0x0ED8
Flag1	FLAG1	0x0A to 0x0B	--	R	0x0000
Flag2	FLAG2	0x0C to 0x0D	--	R	0x0000
RemainingCapacity	RM	0x10 to 0x11	mAh	R	0x03CF
FullChargeCapacity	FCC	0x12 to 0x13	mAh	R	0x07D0
AverageCurrent	AI	0x14 to 0x15	mA	R	0x0000
TimeToEmpty	TTE	0x16 to 0x17	minute	R	0xFFFF
Version	VER	0x20 to 0x21	--	R	0x0001
VGCOMP12	VGCOMP12	0x24 to 0x25	--	R/W	0x3232
VGCOMP34	VGCOMP34	0x26 to 0x27	--	R/W	0x3232
InternalTemperature	INTT	0x28 to 0x29	0.1°K	R	0x0BA6
CycleCount	CYC	0x2A to 0x2B	Counts	R/W	0x0000
StateOfCharge	SOC	0x2C to 0x2D	%	R	0x0032
StateOfHealth	SOH	0x2E to 0x2F	%	R	0x0064
Flag3	FLAG3	0x30 to 0x31	--	R	0x0000
IRQ	IRQ	0x36 to 0x37	--	R	0x0000
DesignCapacity	DC	0x3C to 0x3D	mAh	R	0x07D0
ExtendedControl	EXTDCNTL	0x3E to 0x3F	--	W	0x0000
AverageVoltage	AV	0x64 to 0x65	mV	R	0x0ED8
AverageTemperature	AT	0x66 to 0x67	0.1°K	R	0x0BA6

**Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WDFN-12L 2.5x4 package, the thermal resistance,  $\theta_{JA}$ , is 30.7°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. For a WL-CSP-9B 2.29x1.74 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 30.6°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (30.7^\circ\text{C/W}) = 3.25\text{W for a WDFN-12L 2.5x4 package.}$$

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (60.3^\circ\text{C/W}) = 1.65\text{W for a WL-CSP-9B 2.29x1.74 (BSC) package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 3. Derating Curve of Maximum Power Dissipation

**Layout Considerations**

To ensure the measurement accuracy of the RT9426, the recommended layout guideline is as below :

- ▶ The capacitor of VBATS and VDD pins must be put as close as possible to avoid the noise effect.
- ▶ The VBATS and VBATG path must be make Kelvin Sense connection to the P+ and P- to minimize the IR drop effect on voltage measurement accuracy.
- ▶ The CSN and CSP path must be make Kelvin Sense connection to RS to avoid the IR drop effect on current measurement accuracy.
- ▶ The NTC should be as close as possible to the Battery and far away from the thermal area.
- ▶ There are no special layout requirements for other pins.




Figure 4. PCB Layout Guide for WDFN-12L 2.5x4 Package




Figure 5. Low-Side Sensing PCB Layout Guide for WL-CSP-9B 2.29x1.74 (BSC) Package








Figure 6. High-Side Sensing PCB Layout Guide for WL-CSP-9B 2.29x1.74 (BSC) Package

Outline Dimension




**DETAIL A**

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.150	0.250	0.006	0.010
D	2.400	2.600	0.094	0.102
D2	1.950	2.050	0.077	0.081
E	3.900	4.100	0.154	0.161
E2	2.450	2.550	0.096	0.100
e	0.400		0.016	
L	0.350	0.450	0.014	0.018


**W-Type 12L DFN 2.5x4 Package**




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.525	0.625	0.021	0.025
A1	0.200	0.260	0.008	0.010
b	0.290	0.350	0.011	0.014
D	1.700	1.780	0.067	0.070
D1	1.000		0.039	
E	2.250	2.330	0.089	0.092
E1	1.000		0.039	
e	0.500		0.020	

**9B WL-CSP 2.29x1.74 Package (BSC)**

## Footprint Information



Package	Number of Pin	Footprint Dimension (mm)								Tolerance
		P	A	B	C	D	Sx	Sy	M	
V/W/U/XDFN2.5x4-12	12	0.40	4.80	3.10	0.85	0.20	2.50	2.50	2.20	±0.05



Package	Number of Pin	Type	Footprint Dimension (mm)			Tolerance
			e	A	B	
WL-CSP2.29x1.74-9(BSC)	9	NSMD	0.500	0.275	0.375	±0.025
		SMD		0.375	0.275	

**Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.