

**Le71HR0021**  
**Le58QL021/Le79R79**  
**Line Module Reference Design Guide**

**Rev. A, Ver. 2**  
**February 27, 2003**

**Document Number: 080810**





**For more information about all Zarlink products  
visit our Web Site at  
[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerty logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**

---

# TABLE OF CONTENTS



<b>CHAPTER 1</b>	<b>OVERVIEW</b>	<b>1</b>
1.1	Introduction	1
1.2	Scope	1
1.3	References	1
<b>CHAPTER 2</b>	<b>LINE MODULE DESCRIPTION</b>	<b>3</b>
2.1	Overview	3
2.2	Interface Connectors	3
2.3	On Board Power Converter	3
2.4	Line Interface Circuits	3
2.5	Transmission	3
2.5.1	Two-Wire Impedance	3
2.5.2	Four-Wire Return Loss or Transhybrid Balance Impedance	4
2.5.3	Equalization	4
2.5.4	Transmit Gain (AX/GX)	4
2.5.5	Receive Gain (AR/GR)	4
2.5.6	Longitudinal Balance	4
2.6	Signaling	4
2.6.1	Loop Supervision	4
2.6.2	Ring Trip	5
2.7	DC feed	5
2.7.1	Loop Range	5
2.7.2	Loop Current Range	5
2.7.3	Power Supplies	5
2.7.4	Ringing Range	5
<b>CHAPTER 3</b>	<b>SURGE PROTECTION</b>	<b>7</b>
3.1	Current and Voltage Limiting	7
<b>CHAPTER 4</b>	<b>LINE CIRCUIT IDENTIFICATION MEMORY</b>	<b>9</b>
4.1	ID EEPROM	9
<b>CHAPTER 5</b>	<b>LINE MODULE PERFORMANCE DATA</b>	<b>11</b>
5.1	Performance Data Graphs	11
<b>CHAPTER 6</b>	<b>LINE MODULE SCHEMATICS AND BILL OF MATERIALS</b>	<b>23</b>
6.1	Schematics	23
6.2	Bill of Materials	32
<b>CHAPTER 7</b>	<b>BOARD LAYOUT</b>	<b>33</b>
7.1	Board Layout Graphics	33





---

**1.1 INTRODUCTION**

This document describes one of the series of Zarlink line module reference designs. Each Zarlink line module is a complete standalone line card solution applicable to specific target market segments. When used with the Zarlink's VoicePath software and the VoicePath™ demo board, this module provides a complete voice solution requiring only a power supply to operate.

This line module demonstrates all of the powerful features of the Zarlink Le58QL021 QLSLAC and the Le79R79 devices. The QLSLAC device includes A-law/ $\mu$ -law and linear coding. Transmit and receive gain, two-wire AC port impedance, transhybrid balance, equalization, and hybrid balance. The Le79R79 SLIC device provides internal ring generation and ring trip detection, battery switching, programmable open circuit voltage, and a programmable loop detect threshold. Together, these devices form a complete line card solution.

**1.2 SCOPE**

This document describes the Le71HR0021 line module only. For information regarding the VoicePath software, the WinSLAC™ software, or the VP demo board please see their respective user's guides.

**1.3 REFERENCES**

The following documents are referred to in this document and may be helpful.

- *Le79R79 Data Sheet*, document ID# 080125
- *Le58QL021 Data Sheet*, document ID# 080753
- *Le79R79 Ringing SLIC Device User's Guide*, document ID# 080194
- *VoicePath Demo Board User's Guide*, document ID# 080756
- *Mini-PBX Demo Application User's Guide*, document ID# 080722



---

## 2.1 OVERVIEW

This chapter describes the features of the Le71HR0021 line module.

## 2.2 INTERFACE CONNECTORS

Zarlink line modules have three connectors to interface the QLSLAC device and SLIC devices to a customer's main board or the Zarlink's VP demo board. These connectors are mounted on the bottom of the Line Module PCB. In this implementation, the larger connector (J3) interfaces the Tip and Ring leads of each line to the VP demo board. This connector also provides a means of supplying external battery supplies to the line module SLIC devices. To use external batteries, it is necessary to break off the on board DC-DC converter so that contention does not occur.

The two smaller connectors are used to interface the low-level digital signals and the low voltage power sources to the Line Module (+3.3 V, +5 V, and +12 V). These are deliberately spaced apart from the SLIC device area where higher voltages and lightning surges are possible. The MPI and power connector (J2) provide connections for the control interface (MPI Bus) and the 3.3 VDC power to the QLSLAC device, and the +12 V for an on-board switching power supply.

The PCM and power connector (J1) provides the interface to the PCM highway, and the master clock for the QLSLAC device. In addition, the SLIC device 5-V VCC supply enters the line module through this connector. The MPI and PCM signals are split on separate connectors deliberately. The PCM connector has extra ground connections to isolate critical clock signals on the connector.

## 2.3 ON BOARD POWER CONVERTER

The on board DC-DC power converter is used to create the required SLIC device battery voltages. In the case of the Le79R79 device, two battery voltages are required. On this line module, a -63 V, and a -21 V supply are created with the on board DC-DC converter. These voltages were chosen so that the On-Hook Tip/Ring voltage would not exceed the UL1950 requirement of 56 V. The on board converter is capable of delivering up to approximately 9 W total to the SLIC devices. This provides enough power to ring 5 REN at 0 loop length on all four lines simultaneously.

## 2.4 LINE INTERFACE CIRCUITS

The line interface circuit consists of a fuse for each of Tip and Ring, a sidactor for shunting over-voltages on Tip and Ring to ground, and 50- $\Omega$  current limiting fuse resistors. See [Chapter 3 Surge Protection, on page 7](#) for more information regarding the line protection circuits.

## 2.5 TRANSMISSION

### 2.5.1 Two-Wire Impedance

The QLSLAC device can modify the two-wire "desired" port impedance ( $Z_D$ ) by programming the AISN and the Z-filter of the SLAC device and/or by changing the Line impedance setting resistor RTX. All complex impedance subscriber line terminations such as those found in China, Europe, Middle East, Africa, South America and North America can be achieved. The achievable two-wire return loss for these terminations is higher than any country's required value for subscriber lines. The Zarlink VoicePath Mini-PBX application provides a 600- $\Omega$  resistive, 900- $\Omega$  resistive, and German Complex impedance for demonstration purposes. Other line impedances can be supported in the Mini-PBX application by downloading the WinSLAC coefficient file generated by the WinSLAC coefficient generation software. For more information on downloading custom coefficient files see the Mini-PBX User's Guide. For this line module the two-wire impedance is nominally set to be 600  $\Omega$ .

## 2.5.2 Four-Wire Return Loss or Transhybrid Balance Impedance

The QLSLAC device can modify the four-wire port balance or line impedance ( $Z_L$ ) by programming the B-filter. All of the complex balance impedance for subscriber lines from areas like China, Europe, Middle East, Africa, South America and North America can be achieved with no hardware changes. The achievable four-wire return loss for these terminations is higher than any country's required value for subscriber lines. The Zarlink VoicePath Mini-PBX software provides a 600- $\Omega$  resistive, 900- $\Omega$  resistive, and German Complex impedance for demonstration purposes. Other line impedances can be supported in the Mini-PBX application by downloading the WinSLAC coefficient file generated by the WinSLAC coefficient generation software. For more information on downloading custom coefficient files see the Mini-PBX User's Guide.

## 2.5.3 Equalization

The QLSLAC device is capable of applying equalization to either the transmit direction (into the PSTN) or the receive direction (from the PSTN). The equalization can provide compensation for attenuation distortion caused by the line. The equalization for attenuation distortion caused by complex two-wire port impedance is automatically done in the Zarlink WinSLAC software. Other equalization can be applied with the WinSLAC software if special needs exist. See the *WinSLAC User's Guide* for information on the WinSLAC Software.

## 2.5.4 Transmit Gain (AX/GX)

The transmit gain of the SLIC/SLAC device system is determined by the two-to-four-wire gain through the SLIC device ( $G_{24}$ ) and the gain of the QLSLAC device in the transmit direction. For the Le79R79 device,  $G_{24}$  is equal to -6.02 dB and the QLSLAC transmit gain can be adjusted from 0 dB to +18 dB. It is important to point out that with the QLSLAC transmit gain set to unity, a 0.5 VRMS signal presented to its analog input will produce a 0 dBm0 on the PCM highway (A-Law). When using the QSLAC device, or if the internal attenuator of the QLSLAC device is enabled a 0.775 VRMS signal at the analog input will produce a 0 dBm0 signal on the PCM highway. As an example, suppose a system gain of 0 dB is desired and that the SLIC device presents a 600- $\Omega$  termination to the line. This implies that a 0 dBm signal on the two wire side of the SLIC device will have a voltage of 0.775 VRMS. Since the voltage gain through the SLIC device is -6.02 dB, the voltage presented to the SLAC device's analog input will be 0.388 VRMS. This voltage will give a -6 dBm0 signal on the PCM highway if the internal attenuator is enabled. Therefore it is necessary to set the QLSLAC device gain to +6 dB to achieve the desired 0 dBm0 signal on the PCM highway. The system transmit gain is set in the WinSLAC program. For more information on setting the transmit gain, please refer to the *Le79R79 Ringing SLIC User's Guide* and the *QLSLAC Data Sheet*.

## 2.5.5 Receive Gain (AR/GR)

The system receive gain is determined by the QLSLAC device receive gain, and the four-to-two-wire gain ( $G_{42}$ ) through the SLIC device. The QLSLAC device receive gain ranges from 0 dB to -18 dB. The magnitude of  $G_{42}$ , the gain through the SLIC device, is determined by the RTX and RRX resistors. For this line module,  $G_{42}$  has to be set to unity when the load presented to the SLIC device is 600  $\Omega$ . It is important to note that  $G_{42}$  is a function of the load presented to the SLIC device. For more information on setting the receive gain, please refer to the *Le79R79 Ringing SLIC User's Guide* and the *QLSLAC Data Sheet*.

## 2.5.6 Longitudinal Balance

This reference design hardware utilizes 1% 50- $\Omega$  resistors for current limiting in the surge protection circuit. The longitudinal balance is determined by how well these resistors are matched.

## 2.6 SIGNALING

### 2.6.1 Loop Supervision

The switch hook detect is accomplished by comparing the loop resistance to a loop threshold programming resistor  $R_D$ . When the loop resistance is less than the programmed resistance set by  $R_D$ , the loop detect pin of the SLIC device is pulled Low to indicate an off-hook condition. In the Active and OHT states loop threshold resistance is set to 5.4 k $\Omega$  when operating from low battery ( $V_{BAT2}$ ) or 6.0 k $\Omega$  when operating off of high battery ( $V_{BAT1}$ ). In the Standby state the threshold



resistance is set to 3.5 k $\Omega$ . These loop thresholds include 50- $\Omega$  fuse resistors and any line resistance. For more information on setting the loop detect threshold, refer to the *Le79R79 Ringing SLIC User's Guide*.

## 2.6.2 Ring Trip

The line module is set up for short loop ring trip detection (no DC offset) and uses AC detection of the ring trip condition. Ring trip is detected by sensing the AC resistance of the line. A threshold resistance is set using an external resistor. When the AC impedance drops below the threshold resistance, ring trip occurs. Since this line module is designed to ring a 5REN load at zero loop length, a threshold resistance of less than 1400  $\Omega$  must be selected. For this application the ring trip threshold resistance is set to approximately 650  $\Omega$ . For complete details on setting the ring trip threshold, refer to the *Le79R79 Ringing SLIC User's Guide*.

## 2.7 DC FEED

The DC feed curve for the Le79R79 device consists of an amplifier anti-saturation region and a constant current region. Under normal short loop conditions, the Le79R79 device generally operates as constant current source in the Off-hook state. As the loop length increases so does the loop resistance, thereby requiring a higher Tip/Ring voltage to maintain a constant current. At a given Tip/Ring threshold voltage the device switches into its anti-saturation region to prevent saturation and clipping of the amplifiers. For the Le79R79 device, this threshold voltage is set to 12.5 V when operating from  $V_{BAT2}$  (low battery) and 44 V when operating from  $V_{BAT1}$  (high battery). The anti-saturation region for the Le79R79 device looks like a voltage feed with a fairly high series feed resistance. For this application, the feed resistance in the anti-saturation region is about 168  $\Omega$ .

### 2.7.1 Loop Range

The loop range is determined by the apparent Tip/Ring voltage at zero loop current ( $V_{APP}$ ), the line impedance, and the current requirements of the CPE equipment. The maximum loop length is achieved when running from  $V_{BAT1}$  where  $V_{APP}$  is equal to 48.2 V. For example, if we assume a 250- $\Omega$  phone, a minimum loop current of 18 mA, 26 AWG wire (24.5 ft/ $\Omega$ ), and two 50- $\Omega$  fuse resistors, then the line resistance (Tip + Ring) can be as high as 2159  $\Omega$  when running from the -63 V ( $V_{BAT1}$ ). This is equivalent to about a 26 kft loop. Ringing, of course, will not accommodate out to this distance. When running from the -21 V supply ( $V_{BAT2}$ ) this feed range drops to about 5 kft. Note that fully serviceable loop length is dictated by the ringing range. See below for a discussion of the ringing range.

### 2.7.2 Loop Current Range

The loop current of this design is limited to 25 mA.

### 2.7.3 Power Supplies

The most negative power supply for this design was selected such that the UL1950 requirements for the maximum voltage of an open circuit loop would be met. This specification requires that no open circuit voltage greater than 56.5 V shall be present. This requirement does not apply during ringing. In the Le79R79 device, the magnitude of the open circuit voltage at tip and ring is between 8 V and 10 V less than the magnitude of  $V_{BAT1}$  when in the Standby state. To meet the UL1950 specification  $V_{BAT1}$  was chosen to be 63 V, thus giving an open circuit voltage of about 55 V. The topology of the power supply used on this reference design dictated that  $V_{BAT2}$  be 1/3 of  $V_{BAT1}$  or 21 V.

### 2.7.4 Ringing Range

The ringing range is set by five factors: the number of Ringer Equivalences desired to ring per line, the ringing waveform, the available battery voltage, the required ringing voltage presented to the ringer, and the ring source series resistance. REN, or Ringer Equivalence Number, is a measure of ringer load or how many standard electro-mechanical ringers can be rung. One REN is generally thought to be about 6800  $\Omega$  at a 20-Hz ringer frequency. The required ringer voltage should be about 40 VRMS at the CPE.

This design uses trapezoidal ringing waveform with a crest factor (CF) equal to 1.21, and a ring source series resistance of 187  $\Omega$ . The Le79R79 device generates a ringing voltage equal to

$(V_{BAT1} - 2.5)$  VPK or approximately 50 VRMS when  $V_{BAT1}$  is set to 63 V and the crest factor is set to 1.21. For this design, 5 REN can be rung at 0 loop and 2.5 REN can be rung out to approximately 3.9 kft. The design's loop range is limited by the ringing capability.

---

**3.1 CURRENT AND VOLTAGE LIMITING**

This line module design has series current limiting and shunt voltage limiting for lightning and surge protection. The protection design utilizes a Teccor F1250T fuse device in series with 50- $\Omega$  fuse resistors on tip and ring to limit surge current.

Voltage limiting in the line circuit is provided by a Teccor PO641SC Sidactor. This device is a solid state crowbar device that is designed to protect the line circuit during dangerous transient conditions. These devices are triggered upon application of a voltage that exceeds its triggering voltage. For the PO641SC, a voltage greater than 58 V will trigger the device. Once the device has been triggered, it will appear as a short circuit to ground until a minimum holding current is reached. When this holding current is reached the device will reset and return to its transparent open circuit state. In the triggered state, the voltage across it will not exceed 5 V. These devices also contain an integrated diode that will clamp any positive going voltages presented on tip or ring. There are two devices used for each line circuit, one for the tip and one for ring. Current limiting into the tip and ring leads of the Le79R79 device is accomplished by the 50- $\Omega$  series resistors.





---

**4.1****ID EEPROM**

The line module has a Dallas Semiconductor DS2433 EEPROM on the PCB. This is a 4 kbit one-wire EEPROM memory which, while not crucial to module operation, is essential to the demonstration system. This memory is factory loaded with a line module design identification, a serial number, and various control coefficient sets. These coefficient sets provide the user with differing AC transmission characteristics for this market segment. Of course a user is not limited to these coefficient sets. Zarlink provides a tool chain to enable the line module user to program their own desired coefficient set. The line module user can remove the ID EEPROM from their custom design by using their own coefficients contained in their own software code. This ID EEPROM might be replaced by a smaller EEPROM in the user design. This could contain the recommended or required Telecordia "CLEI" code information.






---

**5.1 PERFORMANCE DATA GRAPHS**

The graphs on the following pages provide typical performance data for this line module.

Two Wire Return Loss 600 (B111) (Li: 0, Lo: 0, Input Level -10)


— QSLAC\_R79\_LM\_ch1 — Template






Four Wire Return Loss 600 D-D (A23) (Li: 0, Lo: 0, Input Level -10)


— QSLAC\_R79\_LM\_ch1 — Template



Attenuation Distortion 600 A-D (A11) (Li: 0, Lo: 0, Input Level -10)  
Level offset at 1KHz: -0.15 (dB)




Attenuation Distortion 600 D-A (A11) (Li: 0, Lo: 0, Input Level -10)  
Level offset at 1KHz: -0.06 (dB)




Gain Tracking 600 A-D (A43) (Li: 0, Lo: 0, Input Level -10)  
ICN: PSOPH (A61) -99.81, C-Message (A62) -96.30 (dBm0)  
300Hz...3350Hz (A63) -94.29 (dBm0)

— QSLAC\_R79\_LM\_ch1 — Template




Gain Tracking 600 D-A (A43) (Li: 0, Lo: 0, Input Level -10)  
ICN: PSOPH (A61) -84.85, C-Message (A62) -84.38 (dBm0)  
300Hz...3350Hz (A63) -82.20 (dBm0)


— QSLAC\_R79\_LM\_ch1 — Template



Longitudinal Balance 600 A-D (B21) (Li: 0, Lo: 0, Input Level -10)




Longitudinal Balance 600 D--A (B21) (Li: 0, Lo: 0, Input Level -10)



Total Distortion 600 A-D (A56) (Li: 0, Lo: 0, Input Level -10)  
Harmonic Dis 2nd (A91): +56.38, 3rd (A92): +56.38 (dB)  
Intermod. Dis 2nd (A93): +53.82, 3rd (A94): +55.10 (dB)


— QSLAC\_R79\_LM\_ch1 — Template





Total Distortion 600 D-A (A56) (Li: 0, Lo: 0, Input Level -10)  
Harmonic Dis 2nd (A91): +52.10, 3rd (A92): +53.98 (dB)  
Intermod. Dis 2nd (A93): +53.62, 3rd (A94): +52.32 (dB)

— QSLAC\_R79\_LM\_ch1 — Template









---


**6.1****SCHEMATICS**


See the Le71HR0021 line module schematics on the following attached pages.

<p><b>Zarlink's Four Channel MD Reference Design</b> <b>UL1950 Compliant and GR1089 Lightning Compliant</b> <b>Loop current set to 25 mA</b> <b>Loop resistance optimized for 600 ohm</b></p>											
<table border="1"><tr><td colspan="2">Title: Zarlink 790021 / 79R79 Reference Design</td></tr><tr><td>Doc Number</td><td>Rev</td></tr><tr><td>LE71HR0021</td><td>B</td></tr><tr><td colspan="2">Date: Friday, February 21, 2003</td></tr><tr><td colspan="2">Sheet 1 of 8</td></tr></table>		Title: Zarlink 790021 / 79R79 Reference Design		Doc Number	Rev	LE71HR0021	B	Date: Friday, February 21, 2003		Sheet 1 of 8	
Title: Zarlink 790021 / 79R79 Reference Design											
Doc Number	Rev										
LE71HR0021	B										
Date: Friday, February 21, 2003											
Sheet 1 of 8											















File	Zarlink 79C021 / 79R79 Reference Design
Size	Document Number
B	Module U20
Rev	B
Date:	Friday, February 21, 2003
Sheet	6 of 8

**MAXIM POWER DESIGN**


**+8 to 24V / +5 \***



**NOTES:**

1. Total Output Power Limited to 7.2W if 5V input is used.
2. For ULI950 Compliance the power supply has been adjusted for VBAT1 -63 VDC, VBAT2 -21 VDC. Slightly more ringing voltage and longer loop operation is possible at VBAT1= -72VDC and VBAT2 = -24VDC. R68 = 604K and R69 = 191K. Adjusting the power supply makes this design non-compliant with ULI950.

Title		Zarlink 790021 / Am79R79 Reference Design	
Size	Document Number	LE71HR0021	
Rev		Sheet	7 of 8
DATE: February 21, 2003			



Title		<b>Zarlink 79C021 / Am79C79 Reference Design</b>	
Size	Document Number	Rev	
B	<b>LE71HR0021</b>	B	
Date:	Friday, February 21, 2003	Sheet	8 of 8

## 6.2 BILL OF MATERIALS

Item	Assy.	Part Number	Manufacturer	Tol.	Voltage	Package	Description & Package Type	Ref. Des.
1	8	C0603C222M1RAC	Kemet	20%	100V	SM/C_0603	2.2nF 100V	C1, C2, C15, C16, C29, C30, C43, C44
2	4	C1206C473M1RAC	Kemet	20%	100V	SM/C_1206	47nF 100V	C3, C17, C31, C45
3	6	ECJ-2YB1A564K	AVX	20%	10V	SM/C_0805	0.56uF	C4, C5, C12, C18, C19, C26
5	6	0805ZC564MAT2A	AVX	20%	10V	SM/C_0805	0.56uF	C32, C33, C40, C46, C47, C54
6	4	C1206C104M1RAC	Kemet	20%	100V	SM/C_1206	0.1uF 100V	C6, C20, C34, C48
7	6	C0805C104M5RAC	Kemet	20%	50V	SM/C_0805	0.1uF 50V	C7, C21, C35, C49, C58, C59
8	4	C0805C334M4RAC	Kemet	20%	10V	SM/C_0805	0.33uF	C8, C22, C36, C50
9	5	C0603C104M4RAC	Kemet	20%	16V	SM/C_0603	0.1uF 16V	C9, C23, C37, C51, C57
10	8	C0805C224M4RAC	Kemet	20%	16V	SM/C_0805	0.22uF 16V	C11, C13, C25, C27, C39, C41, C53, C55
11	4	C0603C153M4RAC	Kemet	20%	16V	SM/C_0603	15nF	C14, C28, C42, C56
12	2	TMK432BJ106KM	Taiyo Yuden	10%	25V	SM/C_1812	10uF 25V	C60, C61
13	1	TMK316BJ105KL	Taiyo Yuden	10%	25V	SM/C_1206	1uF 25V	C62
14	1	LMK212BJ105KG	Taiyo Yuden	10%	10V	SM/C_0805	1uF 25V	C63
15	1	GRM42-6X7R225K010AD	Murata	10%	10V	SM/C_1206	2.2uF 10V	C64
16	2	0805-5A-102-JAT-2A	AVX	5%	50V	SM/C_0805	1000pF	C65, C66
17	1	GRM40COG101K200	Murata	10%	200V	SM/C_0805	100pF 200V	C67
18	1	100MV22AX, EEU-FC2A220	SANYO	80%	100V	CYL/D.325/LS.125/.034	22uF 100V	C68
19	1	GRM40X7R471K200	Murata	10%	200V	SM/C_0805	470pF 200V	C69
20	1	35MV100AX, EEU-FC1V331	SANYO	80%	35V	CYL/D.325/LS.125/.034	330uF 35V	C70
21	8	P0641SC	Teccor		58/77V	SM/DO214AA_12	P0641SC/SM	D1, D2, D7, D11, D12, D16, D17, D23
22	8	BAS16DICT-ND	General Semi		100V	SOT-23	BAS16/SOT	D4, D6, D8, D10, D13, D15, D18, D20
23	4	BAS70DICT-ND	General Semi		70V	SOT-23	BAS70/SOT	D5, D9, D14, D19
24	2	CMR1U-02	Central Semi	U	200V	SM/ SMB	CMR1U-02	D21, D22
25	8	F1250T 1.25A replaces MZ2L-50R	Teccor replaces ChiCom				F1250T 1.25A	F1-F8
26	2	SMS-110-01-S-D	SamTec			.5X.1X10Dual Row	Conn 20	J1, J2
28	1	SSQ-113-01-S-D	SamTec			.1X.1X13Dual Row	Conn 26	J3
29	1	IRLL2705-ND	Intl Rect		55V	TO261AA/SOT223	IRLL2705/SOT	Q1
30	8	ERJ-3EKF51R1	Panasonic	1%		SM/R_0805	51.1	R1, R2, R16, R17, R31, R32, R46, R47
31	4	ERJ-3EKF1212	Panasonic	1%		SM/R_0603	12.1K	R3, R18, R33, R48
32	4	ERJ-3EKF	Panasonic	1%		SM/R_0603	432K	R4, R19, R34, R49
33	4	ERJ-3EKF	Panasonic	1%		SM/R_0603	150K	R5, R20, R35, R50
33a	1					SM/R_1210	0	R72
34	7	ERJ-3EKF				SM/R_0603	0	R76, R78, R80, R82, R84, R74
34a	13	no install						R77, R79, R81, R83, R75, R6, R14, R21, R29, R36, R44, R51, R59
35	8	ERJ-3EKF	Panasonic	1%		SM/R_0603	254K OR 255K	R7, R10, R22, R25, R37, R40, R52, R55
36	8	ERJ-3EKF	Panasonic	1%		SM/R_0603	49.9K	R8, R9, R23, R24, R38, R39, R53, R54
37	8	ERJ-3EKF	Panasonic	1%		SM/R_0603	18.7K	R11, R12, R26, R27, R41, R42, R56, R57
38	4	ERJ-3EKF	Panasonic	1%		SM/R_0603	68.1K	R13, R28, R43, R58
40	6	ERJ-3EKF	Panasonic	1%		SM/R_0603	10K	R15, R30, R45, R60, R61, R85
41	1	ERJ-3EKF	Panasonic	5%		SM/R_1210	10	R62
42	1	ERJ-3EKF	Panasonic	5%		SM/R_1210	10	R71
43	1	ERJ-3EKF	Panasonic	1%		SM/R_0805	200K	R63
44	1	ERJ-3EKF	Panasonic	1%		SM/R_0805	100	R64
44A	1					SM/R_0603	100	R73
45	1	ERJ-3EKF	Panasonic	1%		SM/R_0805	5.11K	R65
46	1	WSL2010 0.033R	IRC	1%		SM/R_2512	0.033	R66
47	1	ERJ-3EKF	Panasonic	5%		SM/R_2010	470	R67
48	1	ERJ-3EKF	Panasonic	1%		SM/R_0805	604K	R68
49	1	ERJ-3EKF	Panasonic	1%		SM/R_0805	154K	R69
50	1	ERJ-3EKF	Panasonic	1%		SM/R_0805	100K	R70
51	1	CTX01-14853	Coiltronics			**	CTX01-14853	T1
52	1	Le79Q021JC	Zarlink			TQFP44	Le79Q021	U2
53	1	MAX1856EUB	Maxim			uMAX**	MAX1856	U3
54	1	SN74AHC1G125DCKR	TI			SO-6	74AHC1G125	U6
55	1	DS2433S	Dallas Semi			SO-8 (208 MIL)	DS2433	U1
56	4	Le79R79-3JC	Zarlink			PLCC32	Le79R79	U11, U12, U13, U14

7.1 BOARD LAYOUT GRAPHICS

This design uses a four-layer FR4 fiberglass design with 1 oz. copper. The internal layer consists of a ground plane and a power plane. The ground plane is composed of two grounds, a signal ground and a battery ground. These grounds are tied together near the point of entry onto the board. All safety devices are connected to the battery ground since this ground is routed around the SLIC and SLAC devices.

Also note that the power supply routing is placed mostly on the top side of the board. In addition, the traces in the high current paths have been made as wide as possible. This minimizes the trace inductances in the high current switching paths, increases efficiency, and reduces radiated and conducted noise.

Figure 7-1 Top Side Silk Screen




Figure 7-2 Top (Component) Side




Figure 7-3 Internal Layer 1 (Ground Plane)




Figure 7-4 VCC Layer




Figure 7-5 Solder Side Silk Screen

