

January 2008

74LVT244, 74LVTH244 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH244), also available without bushold feature (74LVT244)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32mA/+64mA
- Functionally compatible with the 74 series 244
- Latch-up performance exceeds 500mA
- ESD performance:
 - Human-body model > 2000V
 - Machine model > 200V
 - Charged-device model > 1000V

General Description

The LVT244 and LVTH244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters or receivers which provide improved PC board density.


The LVTH244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal buffers and line drivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT244 and LVTH244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.


Ordering Information

Order Number	Package Number	Package Description			
74LVT244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide			
74LVT244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74LVT244MSA	MSA20	Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide			
74LVT244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Nide			
74LVTH244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide			
74LVTH244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74LVTH244MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide			
74LVTH244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Vide			

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




Connection Diagram



Pin Description

Pin Names	Description
\overline{OE}_1 , \overline{OE}_2	3-STATE Output Enable Inputs
I ₀ -I ₇	Inputs
O ₀ –O ₇	Output

Logic Symbol



Truth Tables

Inputs		Outputs
OE ₁	I _n	(Pins 12, 14, 16, 18)
L	L	L
L	Н	Н
Н	Х	Z

Inp	uts	Outputs
ŌE ₂	I _n	(Pins 3, 5, 7, 9)
L	L	L
L	Н	Н
Н	Х	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +4.6V
V _I	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage	
	Output in 3-STATE	-0.5V to +7.0V
	Output in HIGH or LOW State ⁽¹⁾	-0.5V to +7.0V
I _{IK}	DC Input Diode Current, V _I < GND	-50mA
I _{OK}	DC Output Diode Current, V _O < GND	–50mA
Io	DC Output Current, V _O > V _{CC}	
	Output at HIGH State	64mA
	Output at LOW State	128mA
I _{CC}	DC Supply Current per Supply Pin	±64mA
I _{GND}	DC Ground Current per Ground Pin	±128mA
T _{STG}	Storage Temperature	−65°C to +150°C

Note:

1. IO Absolute Maximum Rating must be observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage		3.6	V
VI	Input Voltage		5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	I _{OL} LOW-Level Output Current		64	mA
T _A	T _A Free-Air Operating Temperature		85	°C
Δt / ΔV	V Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$		10	ns/V

DC Electrical Characteristics

	Parameter		V _{CC} (V)		T A =	40°C to +	85°C		
Symbol				Conditions	Min.	Typ. ⁽²⁾	Max.	Units	
V _{IK}	Input Clamp Diode Voltage		2.7	I _I = -18mA			-1.2	V	
V _{IH}	Input HIGH Vol	Itage	2.7–3.6	$V_0 \le 0.1V$ or	2.0			V	
V _{IL}	Input LOW Voltage		2.7–3.6	$V_O \ge V_{CC} - 0.1V$			0.8	V	
V _{OH}	Output HIGH V	/oltage	2.7–3.6	$I_{OH} = -100 \mu A$	V _{CC} -0.2			V	
			2.7	$I_{OH} = -8mA$	2.4				
			3.0	$I_{OH} = -32mA$	2.0				
V _{OL}	Output LOW Vo	oltage	2.7	$I_{OL} = 100 \mu A$			0.2	V	
				I _{OL} = 24mA			0.5		
			3.0	I _{OL} = 16mA			0.4		
				$I_{OL} = 32mA$			0.5		
				I _{OL} = 64mA			0.55		
I _{I(HOLD)} ⁽³⁾	Bushold Input I	Minimum	3.0	V _I = 0.8V	75			μA	
Drive			V _I = 2.0V	-75					
I _{I(OD)} (3)	I _{I(OD)} (3) Bushold Input	Over-Drive	3.0	(4)	500			μA	
Current to Cha	inge State		(5)	-500			1		
l _l	Input Current		3.6	V _I = 5.5V			10	μA	
		Control Pins	3.6	$V_I = 0V \text{ or } V_{CC}$			±1		
		Data Pins	3.6	$V_I = 0V$			-5		
				$V_I = V_{CC}$			1		
I _{OFF}	Power Off Leal	kage Current	0	$0V \le V_I \text{ or } V_O \le 5.5V$			±100	μA	
I _{PU/PD}	Power up/dowr Output Current		0–1.5V	$V_O = 0.5V$ to 3.0V, $V_I = GND$ or V_{CC}			±100	μA	
I _{OZL}	3-STATE Outpu Current	ut Leakage	3.6	V _O = 0.5V			-5	μA	
I _{OZH}	3-STATE Output Current	ut Leakage	3.6	V _O = 3.0V			5	μA	
I _{OZH} +	3-STATE Output Leakage Current		3.6	$V_{CC} < V_O \le 5.5V$			10	μA	
I _{CCH}	Power Supply Current		3.6	Outputs HIGH			0.19	mA	
I _{CCL}	Power Supply Current		3.6	Outputs LOW			5	mA	
I _{CCZ}	Power Supply Current		3.6	Outputs Disabled			0.19	mA	
I _{CCZ} +	Power Supply Current		3.6	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled			0.19	mA	
Δl _{CC}	Increase in Por Current ⁽⁶⁾	wer Supply	3.6	One Input at V _{CC} – 0.6V, Other Inputs at V _{CC} or GND			0.2	mA	

Notes:

- 2. All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.
- 3. Applies to bushold versions only (74LVTH244).
- 4. An external driver must source at least the specified current to switch from LOW-to-HIGH.
- 5. An external driver must sink at least the specified current to switch from HIGH-to-LOW.
- 6. This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics⁽⁷⁾

			Conditions	T _A = 25°C		С	
Symbol	Parameter	V _{CC} (V)	$C_L = 50 pF, R_L = 500 \Omega$	Min.	Тур.	Max.	Units
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	(8)		0.8		V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	(8)		-0.8		V

Notes:

- 7. Characterized in SOIC package. Guaranteed parameter, but not tested.
- 8. Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

				–40°C to + 50pF, R _L =			
		V _{CC}	= 3.3V ±	0.3V	V _{CC} =	= 2.7V	
Symbol	Parameter	Min.	Typ. ⁽⁹⁾	Max.	Min.	Max.	Units
t _{PLH}	Propagation Delay, Data to Output	1.1		3.8	1.1	4.0	ns
t _{PHL}		1.3		3.9	1.3	4.2	
t _{PZH}	Output Enable Time	1.1		4.5	1.1	5.3	ns
t _{PZL}		1.4		4.4	1.4	5.0	
t _{PHZ}	Output Disable Time	1.9		4.9	1.9	5.1	ns
t _{PLZ}		1.8		4.4	1.8	4.4	
t _{OSHL} , t _{OSLH}	Output to Output Skew ⁽¹⁰⁾			1.0		1.0	ns

Notes:

- 9. All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.
- 10. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance⁽¹¹⁾

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	3	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	6	pF

Note:

11. Capacitance is measured at frequency f = 1MHz, per MIL-STD-883, Method 3012.

Physical Dimensions




Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/




Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/



Figure 3. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/




Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





subsidianes, and is not intended to be an exhaustive list of all such trademarks.

ACEx[®]
Build it Now™
CorePLUS™
CROSSVOLT™
CTL™

Current Transfer Logic™ EcoSPARK[®] EZSWITCH™ *

Fairchild[®]

Fairchild Semiconductor[®] FACT Quiet Series™

FACT[®] FAST[®] FastvCore™ FlashWriter[®]* FPS™ FRFET®

Global Power ResourceSM

Green FPS™

Green FPS™e-Series™

GTO™ *i-Lo*™ IntelliMAX™

ISOPLANAR™ MegaBuck™

MICROCOUPLER™

MicroFET™
MicroPak™
MillerDrive™
Motion-SPM™
OPTOLOGIC®
OPTOPLANAR®

PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™ OFFT®

QFE1 QS™

QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™3
SuperSOT™6

SuperSOT™8

SupreMOS™
SyncFET™
SYSTEM®
GENERAL
The Power Fr

The Power Franchise®

the production of the control of th

Ultra FRFET™ UniFET™ VCX™

* EZSWITCH™ and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE
APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS
PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S
WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to