

[Order](http://www.ti.com/product/DLP480RE?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now

[DLP480RE](http://www.ti.com/product/dlp480re?qgpn=dlp480re) DLPS160 –APRIL 2019

DLP480RE 0.48 WUXGA DMD

Technical [Documents](http://www.ti.com/product/DLP480RE?dcmp=dsproject&hqs=td&#doctype2)

1 Features

- 0.48-Inch diagonal micromirror array
	- WUXGA (1920 × 1200) display resolution
	- 5.4 Micron micromirror pitch
	- \pm 17° micromirror tilt (relative to flat surface)
	- Bottom illumination
- 2xLVDS input data bus
- Dedicated DLPC4422 display controller, DLPA100 power management IC and motor driver for reliable operation

2 Applications

- WUXGA display
- • Smart display
- Digital signage
- Business projector
- Education projector

3 Description

Tools & **[Software](http://www.ti.com/product/DLP480RE?dcmp=dsproject&hqs=sw&#desKit)**

The TI DLP480RE digital micromirror device (DMD) is a digitally controlled micro-electromechanical system (MEMS) spatial light modulator (SLM) that enables high resolution WUXGA display systems. The DLP480RE DMD, together with the DLPC4422 display controller and DLPA100 power and motor driver, comprise the DLP® 0.48-inch WUXGA chipset. This chipset serves as an optimal solution for any system that demands a cost-effective, high-resolution display.

Support & **[Community](http://www.ti.com/product/DLP480RE?dcmp=dsproject&hqs=support&#community)**

 22

Device Information[\(1\)](#page-0-0)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

DLP480RE 0.48 WUXGA DMD

Copyright © 2017, Texas Instruments Incorporated

Table of Contents

4 Revision History

5 Pin Configuration and Functions

CAUTION

To ensure reliable, long-term operation of the .48-inch WUXGA S410 DMD, it is critical to properly manage the layout and operation of the signals identified in the table below. For specific details and guidelines, refer to the *[PCB Design](http://www.ti.com/lit/pdf/DLPA080) [Requirements for TI DLP Standard TRP Digital Micromirror Devices](http://www.ti.com/lit/pdf/DLPA080)* application report before designing the board.

(1) The .48-inch WUXGA TRP 2xLVDS Series 410 DMD is a component of one or more DLP® chipsets. Reliable function and operation of

Pin Functions(1)

[DLP480RE](http://www.ti.com/product/dlp480re?qgpn=dlp480re) www.ti.com DLPS160 –APRIL 2019

Pin Functions[\(1\)](#page-8-0) (continued)

[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=DLPS160&partnum=DLP480RE) Copyright © 2019, Texas Instruments Incorporated

Pin Functions[\(1\)](#page-8-0) (continued)

Copyright © 2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=DLPS160&partnum=DLP480RE)*

7

Pin Functions[\(1\)](#page-8-0) (continued)

(3) V_{BIAS} , V_{CC} , V_{OFFSET} , and V_{RESET} power supplies must be connected for proper DMD operation.

Pin Functions[\(1\)](#page-8-0) (continued)

(4) V_{SS} must be connected for proper DMD operation.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)

(1) All voltages are referenced to common ground V_{SS} . V_{BIAS}, V_{CC}, V_{OFFSET}, and V_{RESET} power supplies are all required for proper DMD operation. V_{SS} must also be connected.

 V_{OFFSET} supply transients must fall within specified voltages.

(3) Exceeding the recommended allowable voltage difference between V_{BIAS} and V_{OFFSET} may result in excessive current draw.
(4) Exceeding the recommended allowable voltage difference between V_{BIAS} and V_{BEST} may re

(4) Exceeding the recommended allowable voltage difference between V_{BIAS}^{BIAS} and V_{BIEST}^{BIAS} may result in excessive current draw.
(5) This maximum LVDS input voltage rating applies when each input of a differential

This maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.

(6) LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.

- (7) The highest temperature of the active array (as calculated using *[Micromirror Array Temperature Calculation](#page-24-0)*) or of any point along the window edge as defined in [Figure 11](#page-24-1). The locations of thermal test points TP2, TP3, TP4 and TP5 in Figure 11 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (8) Temperature difference is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [Figure 11.](#page-24-1) The window test points TP2, TP3, TP4 and TP5 shown in [Figure 11](#page-24-1) are intended to result in the worst case difference. If a particular application causes another point on the window edge to result in a larger difference temperature, that point should be used.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system

The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

(2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

6.3 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

(1) All voltages are referenced to common ground VSS. VBIAS, VCC, VOFFSET, and VRESET power supplies are all required for proper DMD operation. VSS must also be connected.

VOFFSET supply transients must fall within specified max voltages.

(3) To prevent excess current, the supply voltage difference |VBIAS – VOFFSET| must be less than specified limit. See *[Power Supply](#page-32-0) [Recommendations](#page-32-0)*, [Figure 15](#page-33-0), and [Table 8](#page-34-0).

(4) To prevent excess current, the supply voltage difference |VBIAS – VRESET| must be less than specified limit. See *[Power Supply](#page-32-0) [Recommendations](#page-32-0)*, [Figure 15](#page-33-0), and [Table 8](#page-34-0).

(5) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, "Low-Power Double Data Rate (LPDDR)" JESD209B.Tester Conditions for VIH and VIL. (a) Frequency = 60 MHz. Maximum Rise Time = 2.5 ns ω (20% - 80%)

(b) Frequency = 60 MHz. Maximum Fall Time = 2.5 ns ω (80% - 20%)

(6) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tristates the SCPDO output pin.

The SCP clock is a gated clock. Duty cycle must be 50% \pm 10%. SCP parameter is related to the frequency of DCLK.

(8) See [Figure 2.](#page-15-0)

Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

(9) See LVDS Timing Requirements in *[Timing Requirements](#page-14-0)* and [Figure 6.](#page-17-1)

(10) See [Figure 5](#page-16-0) LVDS Waveform Requirements.

(11) Simultaneous exposure of the DMD to the maximum *[Recommended Operating Conditions](#page-10-1)* for temperature and UV illumination reduces device lifetime.

(12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in [Figure 11](#page-24-1) and the package thermal resistance *[Micromirror Array Temperature Calculation](#page-24-0)*.

(13) Per [Figure 1,](#page-12-1) the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See *[Micromirror Landed-On/Landed-Off Duty Cycle](#page-25-0)* for a definition of micromirror landed duty cycle.

(14) Long-term is defined as the usable life of the device.

(15) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.

(16) The locations of Thermal Test Points TP2, TP3, TP4 and TP5 in Figure 10 are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional points on the window edge to be at a higher temperature, test points should be added to those locations

- (17) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including Pond of Micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.
- (18) Temperature difference is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [Figure 11.](#page-24-1) The window test points TP2, TP3, TP4 and TP5 shown in [Figure 11](#page-24-1) are intended to result in the worst case difference temperature. If a particular application causes another point on the window edge to result in a larger difference in temperature, that point should be used.
- (19) DMD is qualified at the combination of the maximum temperature and maximum lumens specified. Operation of the DMD outside of these limits has not been tested.
- (20) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (21) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{FIR} .

Figure 1. Maximum Recommended Array Temperature - Derating Curve

6.5 Thermal Information

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the *[Recommended Operating Conditions](#page-10-1)*. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

NSTRUMENTS

Texas

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

(1) Applies to LVCMOS pins only. Excludes LVDS pins and MBRST (15:0) pins.

 (2) To prevent excess current, the supply voltage difference $|VBIAS - VOFFSET|$ must be less than the specified limits listed in the *[Recommended Operating Conditions](#page-10-1)* table.

(3) To prevent excess current, the supply voltage difference |VBIAS – VRESET| must be less than specified limit in *[Recommended](#page-10-1) [Operating Conditions](#page-10-1)*.

6.7 Capacitance at Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

6.8 Timing Requirements

(1) See [Figure 3](#page-15-1) for Rise Time and Fall Time for SCP.

 (2) See [Figure 5](#page-16-0) for Timing Requirements for LVDS.
(3) Channel C (Bus C) includes the following LVDS por (3) Channel C (Bus C) includes the following LVDS pairs: DCLK_CN and DCLK_CP, SCTRL_CN and SCTRL_CP, D_CN(15:0) and D_CP(15:0).

(4) Channel D (Bus D) includes the following LVDS pairs: DCLK_DN and DCLK_DP, SCTRL_DN and SCTRL_DP, D_DN(15:0) and D_DP(15:0).

[DLP480RE](http://www.ti.com/product/dlp480re?qgpn=dlp480re) DLPS160 –APRIL 2019 **www.ti.com**

Figure 2. SCP Timing Requirements

See *[Recommended Operating Conditions](#page-10-1)* for f_{SCPCLK}, t_{SCP_DS}, t_{SCP_DH} and t_{SCP_PD} specifications.

Figure 3. SCP Requirements for Rise and Fall

See *[Timing Requirements](#page-14-0)* for t_r and t_f specifications and conditions.

Figure 4. Test Load Circuit for Output Propagation Measurement

For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.

Figure 5. LVDS Waveform Requirements

See *[Recommended Operating Conditions](#page-10-1)* for V_{CM}, V_{ID}, and V_{LVDS} specifications and conditions.

See *[Timing Requirements](#page-14-0)* for timing requirements and LVDS pairs per channel (bus) defining D_P(?:0) and $D_N(??:0)$.

6.9 System Mounting Interface Loads

(1) Uniformly distributed within area shown in [Figure 7](#page-18-1)

Figure 7. System Mounting Interface Loads

6.10 Micromirror Array Physical Characteristics

Table 2. Micromirror Array Physical Characteristics

(1) See [Figure 8.](#page-19-0)

(2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors referred to as the *Pond Of Mirrors* (POM). These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state but still require an electrical bias to tilt toward the OFF state.

Figure 8. Micromirror Array Physical Characteristics

Refer to section *[Micromirror Array Physical Characteristics](#page-18-0)* table for M, N, and P specifications.

EXAS

6.11 Micromirror Array Optical Characteristics

(1) Limits on variability of micromirror tilt angle are critical in the design of the accompanying optical system. Variations in tilt angle within a device may result in apparent non-uniformities, such as line pairing and image mottling, across the projected image. Variations in the average tilt angle between devices may result in colorimetric and system contrast variations.

(2) See [Figure 9.](#page-20-1)

(3) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states within the specified micromirror switching time.

(2) Refer to section *[Micromirror Array Physical Characteristics](#page-18-0)* table for M, N, and P specifications.

Figure 9. Micromirror Landed Orientation and Tilt

NSTRUMENTS

FXAS

6.12 Window Characteristics

(1) Single-pass through both surfaces and glass.

 (2) Angle of incidence (AO) is the angle between an incident ray and the normal to a reflecting or refracting surface.

6.13 Chipset Component Usage Specification

Reliable function and operation of the DLP480RE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.

7 Detailed Description

7.1 Overview

The DMD is a 0.48-inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-optical-electrical-mechanical system (MOEMS). The electrical interface is Low Voltage Differential Signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the *[Functional Block Diagram](#page-22-2)*. The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

The DLP480RE DMD is part of the chipset comprising the DLP480RE DMD, the DLPC4422 display controller and the DLPA100 power and motor driver. To ensure reliable operation, the DLP480RE DMD must always be used with the DLPC4422 display controller and the DLPA100 power and motor driver.

7.2 Functional Block Diagram

For pin details on Channels C, and D, refer to *Pin Configurations and Functions* and LVDS Interface section of *[Timing](#page-14-0) [Requirements](#page-14-0)*.

Figure 10. Functional Block Diagram

7.3 Feature Description

7.3.1 Power Interface

The DMD requires 5 DC voltages: DMD_P3P3V, DMD_P1P8V, VOFFSET, VRESET, and VBIAS. DMD_P3P3V is created by the DLPA100 power and motor driver and is used on the DMD board to create the other 4 DMD voltages, as well as powering various peripherals (TMP411, I2C, and TI level translators). DMD_P1P8V is created by the TI PMIC LP38513S and provides the VCC voltage required by the DMD. VOFFSET (10V), VRESET (-14V), and VBIAS(18V) are made by the TI PMIC TPS65145 and are supplied to the DMD to control the micromirrors.

7.3.2 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. [Figure 4](#page-15-2) shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC4422 display controller. See the DLPC4422 display controller data sheet or contact a TI applications engineer.

7.5 Optical Interface and System Image Quality Considerations

7.5.1 Optical Interface and System Image Quality

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display border and/or active area could occur.

7.5.1.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

Optical Interface and System Image Quality Considerations (continued)

7.5.1.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

7.6 Micromirror Array Temperature Calculation

Figure 11. DMD Thermal Test Points

Micromirror Array Temperature Calculation (continued)

Micromirror array temperature can be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between micromirror array temperature and the reference ceramic temperature is provided by the following equations:

 $T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$

 $Q_{ARRAY} = Q_{ELECTRICAL} + (Q_{ILLUMINATION})$

where

- T_{ARBAY} = computed array temperature (°C)
- T_{CFRAMIC} = measured ceramic temperature (°C) (TP1 location)
- $R_{\text{ARRAY-TO-CERAMIC}} =$ thermal resistance of package from array to ceramic TP1 (°C/Watt)
- Q_{ARBAY} = Total DMD power on the array (Watts) (electrical + absorbed)
- $Q_{\text{EIECRICAL}}$ = nominal electrical power
- $Q_{ILLUMINATION} = (C_{L2W} \times SL)$
- C_{12W} = Conversion constant for screen lumens to power on DMD (Watts/Lumen)
- SL = measured screen lumens

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 0.9 Watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a 1-Chip DMD system with projection efficiency from the DMD to the screen of 87%.

The conversion constant CL2W is based on array characteristics. It assumes a spectral efficiency of 300 lumens/Watt for the projected light and illumination distribution of 83.7% on the active array, and 16.3% on the array border.

Sample calculations for typical projection application:

 $Q_{\text{EI ECTBICAL}} = 0.9 W$ $C_{1.2W} = 0.00266$ SL = 4000 lm $T_{CERAMIC} = 55.0$ °C $Q_{\text{ARRAY}} = 0.9 \text{ W} + (0.00266 \times 4000 \text{ Im}) = 11.54 \text{ W}$ $T_{ABBAY} = 55.0^{\circ}\text{C} + (11.54 \text{ W} \times 0.90^{\circ}\text{C/W}) = 65.39^{\circ}\text{C}$

7.7 Micromirror Landed-On/Landed-Off Duty Cycle

7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON state 100% of the time (and in the Off state 0% of the time); whereas 0/100 would indicate that the pixel is in the OFF state 100% of the time. Likewise, 50/50 indicates that the pixel is ON for 50% of the time (and OFF for 50% of the time).

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

Micromirror Landed-On/Landed-Off Duty Cycle (continued)

7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect DMD usable life, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD usable life. This is quantified in the de-rating curve shown in [Figure 1](#page-12-1). The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature that the DMD should be operated at for a given long-term average Landed Duty Cycle.

7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel operates under a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel operates under a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in [Table 5](#page-26-0).

Table 5. Grayscale Value and Landed Duty Cycle

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

Use [Equation 1](#page-27-0) to calculate the landed duty cycle of a given pixel during a given time period

Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue_Cycle_% × Blue_Scale_Value)

where

- Red Cycle %, represents the percentage of the frame time that red s displayed to achieve the desired white point
- Green Cycle % represents the percentage of the frame time that green s displayed to achieve the desired white point
- Blue_Cycle_%, represents the percentage of the frame time that blue is displayed to achieve the desired white point (1) and the contract of the contract of

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, blue color intensities would be as shown in [Table 6](#page-27-1) and [Table 7](#page-27-2).

Table 6. Example Landed Duty Cycle for Full-Color, Color Percentage

Table 7. Example Landed Duty Cycle for Full-Color

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Texas Instruments DLP® technology is a micro-electro-mechanical systems (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, towards the projection optics or collection optics. The new TRP pixel with a higher tilt angle increases brightness performance and enables smaller system electronics for size constrained applications. Typical applications using the DLP480RE include business, education, and large venue projectors, interactive displays, and portable smart displays.

The most recent class of chipsets from Texas Instruments is based on a breakthrough micromirror technology, called TRP. With a smaller pixel pitch of 5.4 μ m and increased tilt angle of 17 degrees, TRP chipsets enable higher resolution in a smaller form factor and enhanced image processing features while maintaining high optical efficiency. DLP[®] chipsets are a great fit for any system that requires high resolution and high brightness displays.

8.2 Typical Application

The DLP480RE DMD combined with a DLPC4422 digital controller and DLPA100 power management device provides full HD resolution for bright, colorful display applications. A typical display system using the DLP480RE and additional system components is shown in [Figure 12.](#page-29-0)

[DLP480RE](http://www.ti.com/product/dlp480re?qgpn=dlp480re)

DLPS160 –APRIL 2019 **www.ti.com**

Copyright © 2017, Texas Instruments Incorporated

Figure 12. Typical WUXGA Application Diagram

A DLP480RE projection system is created by using the DMD chipset, including the DLP480RE, DLPC4422, and DLPA100. The DLP480RE is used as the core imaging device in the display system and contains a 0.48-inch array of micromirrors. The DLPC4422 controller is the digital interface between the DMD and the rest of the system, taking digital input from front end receiver and driving the DMD over a high speed interface. The DLPA100 power management device provides voltage regulators for the DMD, controller, and illumination functionality.

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

8.2.2 Detailed Design Procedure

For connecting the DLPC4422 display controller and the DLP480RE DMD, see the reference design schematic. For a complete the DLP® system, an optical module or light engine is required that contains the DLP480RE DMD, associated illumination sources, optical elements, and necessary mechanical components.

To ensure reliable operation, the DLP480RE DMD must always be used with the DLPC4422 display controllers and a DLPA100 PMIC driver. Refer to PCB Design Requirements for DLP® Standard TRP Digital Micromirror Devices for the DMD board design and manufacturing handling of the DMD sub assemblies.

8.2.3 Application Curves

When LED illumination is utilized, typical LED-current-to-Luminance relationship is shown in [Figure 13](#page-30-1)

Figure 13. Luminance vs. Current

8.3 DMD Die Temperature Sensing

The DMD features a built-in thermal diode that measures the temperature at one corner of the die outside the micromirror array. The thermal diode can be interfaced with the TMP411 temperature sensor as shown in [Figure 14](#page-31-0). The serial bus from the TMP411 can be connected to the DLPC4422 display controller to enable its temperature sensing features. See the DLPC4422 Programmers' Guide for instructions on installing the DLPC4422 controller support firmware bundle and obtaining the temperature readings.

The software application contains functions to configure the TMP411 to read the DMD temperature sensor diode. This data can be leveraged to incorporate additional functionality in the overall system design such as adjusting illumination, fan speeds, and so forth. All communication between the TMP411 and the DLPC4422 controller will be completed using the I²C interface. The TMP411 connects to the DMD via pins B17 and B18 as outlined in *[Pin](#page-2-0) [Configuration and Functions](#page-2-0)*.

Copyright © 2019, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=DLPS160&partnum=DLP480RE)*

DMD Die Temperature Sensing (continued)

(1) Details omitted for clarity, see the [TI Reference Design](http://www.ti.com/lit/pdf/DLPA077) for connections to the DLPC4422 controller.

(2) See the [TMP411](http://www.ti.com/lit/pdf/SBOS383D) datasheet for system board layout recommendation.

(3) See the [TMP411](http://www.ti.com/lit/pdf/SBOS383D) datasheet and the TI reference design for suggested component values for R1, R2, R3, R4, and C1.

(4) R5 = 0 Ω . R6 = 0 Ω . Zero ohm resistors should be located close to the DMD package pins.

Figure 14. TMP411 Sample Schematic

9 Power Supply Recommendations

The following power supplies are all required to operate the DMD:

- VSS
- **VBIAS**
- VCC
- VOFFSET
- VRESET

DMD power-up and power-down sequencing is strictly controlled by the DLP[®] display controller.

CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to any of the prescribed power-up and power-down requirements may affect device reliability. See [Figure 15](#page-33-0) DMD Power Supply Sequencing Requirements.

VBIAS, VCC, VOFFSET, and VRESET power supplies must be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD reliability and lifetime. Common ground VSS must also be connected.

9.1 DMD Power Supply Power-Up Procedure

- During power-up, VCC must always start and settle before VOFFSET plus Delay1 specified in [Table 8](#page-34-0), VBIAS, and VRESET voltages are applied to the DMD.
- During power-up, it is a strict requirement that the voltage difference between VBIAS and VOFFSET must be within the specified limit shown in *[Recommended Operating Conditions](#page-10-1)*.
- During power-up, there is no requirement for the relative timing of VRESET with respect to VBIAS.
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements specified in *[Absolute Maximum Ratings](#page-9-1)*, in *[Recommended Operating Conditions](#page-10-1)*, and in [Figure 15](#page-33-0).
- During power-up, LVCMOS input pins must not be driven high until after VCC have settled at operating voltages listed in *[Recommended Operating Conditions](#page-10-1)*.

9.2 DMD Power Supply Power-Down Procedure

- During power-down, VCC must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within the specified limit of ground. See [Table 8](#page-34-0).
- During power-down, it is a strict requirement that the voltage difference between VBIAS and VOFFSET must be within the specified limit shown in *[Recommended Operating Conditions](#page-10-1)*.
- During power-down, there is no requirement for the relative timing of VRESET with respect to VBIAS.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements specified in *[Absolute Maximum Ratings](#page-9-1)*, in *[Recommended Operating Conditions](#page-10-1)*, and in [Figure 15](#page-33-0).
- During power-down, LVCMOS input pins must be less than specified in *[Recommended Operating Conditions](#page-10-1)*.

FXAS STRUMENTS

DMD Power Supply Power-Down Procedure (continued)

- (1) See *[Recommended Operating Conditions](#page-10-1)*, and .
- (2) To prevent excess current, the supply voltage difference |VOFFSET VBIAS| must be less than specified limit in *[Recommended Operating Conditions](#page-10-1)*.
- (3) To prevent excess current, the supply voltage difference |VBIAS VRESET| must be less than specified limit in *[Recommended Operating Conditions](#page-10-1)*.
- (4) VBIAS should power up after VOFFSET has powered up, per the Delay1 specification in [Table 8](#page-34-0)
- (5) PG_OFFSET should turn off after EN_OFFSET has turned off, per the Delay2 specification in [Table 8](#page-34-0).
- (6) DLP® controller software enables the DMD power supplies to turn on after RESET_OEZ is at logic high.
- (7) DLP^{\circledR} controller software initiates the global VBIAS command.
- (8) After the DMD micromirror park sequence is complete, the DLP® controller software initiates a hardware power-down that activates PWRDNZ and disables VBIAS, VRESET and VOFFSET.
- (9) Under power-loss conditions where emergency DMD micromirror park procedures are being enacted by the DLP® controller hardware, EN_OFFSET may turn off after PG_OFFSET has turned off. The OEZ signal goes high prior to PG_OFFSET turning off to indicate the DMD micromirror has completed the emergency park procedures.

Figure 15. DMD Power Supply Requirements

DMD Power Supply Power-Down Procedure (continued)

10 Layout

10.1 Layout Guidelines

The DLP480RE DMD is part of a chipset that is controlled by the DLPC4422 display controller in conjunction with the DLPA100 power and motor driver. These guidelines are targeted at designing a PCB board with the DLP480RE DMD. The DLP480RE DMD board is a high-speed multi-layer PCB, with primarily high-speed digital logic utilizing dual edge clock rates up to 400MHz for DMD LVDS signals. The remaining traces are comprised of low speed digital LVTTL signals. TI recommends that mini power planes are used for VOFFSET, VRESET, and VBIAS. Solid planes are required for DMD_P3P3V(3.3V), DMD_P1P8V and Ground. The target impedance for the PCB is 50 Ω ±10% with the LVDS traces being 100 Ω ±10% differential. TI recommends using an 8 layer stack-up as described in [Table 9.](#page-35-3)

10.2 Layout Example

10.2.1 Layers

The layer stack-up and copper weight for each layer is shown in [Table 9.](#page-35-3) Small sub-planes are allowed on signal routing layers to connect components to major sub-planes on top/bottom layers if necessary.

Table 9. Layer Stack-Up

10.2.2 Impedance Requirements

TI recommends that the board has matched impedance of 50 Ω ±10% for all signals. The exceptions are listed in [Table 10](#page-35-4).

Table 10. Special Impedance Requirements

10.2.3 Trace Width, Spacing

Unless otherwise specified, TI recommends that all signals follow the 0.005"/0.005" design rule. Minimum trace clearance from the ground ring around the PWB has a 0.1" minimum. An analysis of impedance and stack-up requirements determine the actual trace widths and clearances.

10.2.3.1 Voltage Signals

SIGNAL NAME	MINIMUM TRACE WIDTH TO PINS (MIL)	LAYOUT REQUIREMENT
GND	15	Maximize trace width to connecting pin
DMD P3P3V	15	Maximize trace width to connecting pin
DMD P1P8V	15	Maximize trace width to connecting pin
VOFFSET	15	Create mini plane from U2 to U3
VRESET	15	Create mini plane from U2 to U3
VBIAS	15	Create mini plane from U2 to U3
All U3 control connections	10	Use 10 mil etch to connect all signals/voltages to DMD pads

Table 11. Special Trace Widths, Spacing Requirements

XAS ISTRUMENTS

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

Figure 16. Part Number Description

11.1.2 Device Markings

The device marking includes both human-readable information and a 2-dimensional matrix code. The humanreadable information is described in [Figure 17](#page-37-3). The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number, part 1 of serial number, and part 2 of serial number. The first character of the DMD Serial Number (part 1) is the manufacturing year. The second character of the DMD Serial Number (part 1) is the manufacturing month. The last character of the DMD Serial Number (part 2) is the bias voltage bin letter.

Example: *1912-513AB GHXXXXX LLLLLLM

Figure 17. DMD Marking Locations

11.2 Documentation Support

11.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP480RE.

- *[DLPC4422 Display Controller](http://www.ti.com/lit/pdf/DLPS074)* Data Sheet
- *[DLPA100 Power and Motor Driver](http://www.ti.com/lit/pdf/DLPS082)* Data Sheet

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

[TI E2E™ Online Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

[Design Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. DLP is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 5-Jun-2019

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated