

# PacketClock™ Network Applications Clock

### Features


- Integrated phase-locked loop (PLL)
- Low-jitter, high-accuracy outputs
- 3.3V operation

### Benefits

- Internal PLL with precision operation
- Meets critical timing requirements in complex system designs
- · Enables application compatibility

## **Frequency Table**


Part Number	Outputs	Input Frequency	Output Frequencies
CY26580-1	2	125MHz or 25-MHz driven	100 MHz, 133.33 MHz



#### **Input Select Options**

SEL_25	SEL_CLK	Input Type	Input Frequency	CLK1	CLK2	Unit
Х	0	Do not use				
0	1	Driven	125	133.33	100	MHz
1	1	Driven	25	133.33	100	MHz

•



## **Pin Description**

Pin Name	Pin Number	Pin Description
NC	1	No Connect
NC	2	No Connect
CLK	3	Reference Input
V <sub>DD</sub>	4	Voltage Supply
NC	5	No Connect
GND	6	Ground
NC	7	No Connect
NC	8	No Connect
NC	9	No Connect
133 MHz	10	133.33-MHz Clock Output
SEL_25	11	Reference Frequency Select Input; 0 = 125 MHz, 1 = 25 MHz, weak internal pull-up
NC	12	No Connect
NC	13	No Connect
GND	14	Ground
NC	15	No Connect
V <sub>DD</sub>	16	Voltage Supply
100 MHz	17	100-MHz Clock Output
NC	18	No Connect
SEL_CLK	19	Reference Select Input; Set to 1 = Driven, weak internal pull-up
NC	20	No Connect



## CY26580

Junction Temperature ...... -40°C to +125°C

Data Retention @ Tj = 125°C.....> 10 years ESD (Human Body Model) MIL-STD-883...... 2000V

### Absolute Maximum Conditions<sup>[1]</sup>

Supply Voltage (V <sub>DD</sub> )	–0.5 to +7.0V
DC Input Voltage0	0.5V to V <sub>DD</sub> +0.5
Storage Temperature (Non-condensing)	55°C to +125°C

#### **Recommended Operating Conditions**

Parameter	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	3.14	3.3	3.47	V
T <sub>A</sub> , I-grade	Ambient Temperature, Industrial	-40	-	85	°C
C <sub>LOAD</sub>	Max. Load Capacitance	-	_	15	pF
f <sub>REF</sub>	Reference Frequency	-	125, 25	_	MHz


#### **DC Electrical Specifications**

Parameter <sup>[2]</sup>	Description	Conditions	Min.	Тур.	Max.	Unit
I <sub>OH</sub>	Output High Current	$V_{OH} = V_{DD} - 0.5, V_{DD} = 3.3V$	12	24	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.5, V <sub>DD</sub> = 3.3V	12	24	-	mA
IIH	Input High Current	V <sub>IH</sub> = V <sub>DD</sub>	-	5	10	μA
IIL	Input Low Current	V <sub>IL</sub> = 0V	-	-	50	μA
V <sub>IH</sub>	Input High Voltage	CMOS levels, 70% of V <sub>DD</sub>	0.7	-	-	$V_{DD}$
V <sub>IL</sub>	Input Low Voltage	CMOS levels, 30% of V <sub>DD</sub>	-	-	0.3	$V_{DD}$
I <sub>DD</sub>	Supply Current	V <sub>DD</sub> Current, no load	-	35	50	mA
R <sub>UP</sub>	Pull-up resistor on Inputs	$V_{DD}$ = 3.14 to 3.47V, measured $V_{IN}$ = 0V	-	100	150	kΩ

#### **AC Electrical Specifications**

Parameter <sup>[2]</sup>	Description	Conditions	Min.	Тур.	Max.	Unit
F <sub>error</sub>	Frequency Error	All clocks			0	ppm
DC	Output Duty Cycle	Duty Cycle is defined in <i>Figure 1</i> , 50% of V <sub>DD</sub>		50	55	%
ER	Rising Edge Rate	Output Clock Edge Rate, Measured from 20% to 80% of V <sub>DD</sub> , C <sub>LOAD</sub> = 15 pF. See <i>Figure</i> 2.		1.4	2	V/ns
EF	Falling Edge Rate	Output Clock Edge Rate, Measured from 80% to 20% of $V_{DD}$ , $C_{LOAD}$ = 15 pF. See <i>Figure 2</i> .		1.4	2	V/ns
t <sub>9</sub>	Clock Jitter	CLK1, CLK2 Peak-Peak period jitter	-	100	-	ps
t <sub>10</sub>	PLL Lock Time		_	_	3	ms

#### **Test and Measurement Set-up**



#### Notes:

- Above which the useful life may be impaired. For user guidelines, not tested. Guaranteed by characterization, not 100% tested. 1. 2.



### **Voltage and Timing Definitions**





Figure 2. ER = (0.6 x  $V_{DD}$ ) /t3, EF = (0.6 x  $V_{DD}$ ) /t4

#### Ordering Information

Ordering Code	Package Type	Operating Range	Operating Voltage
CY26580OI-1	20-pin SSOP (QSOP)	Industrial	3.3V
CY26580OI-1T	20-pin SSOP (QSOP) – Tape and Reel	Industrial	3.3V

#### **Package Drawing and Dimensions**



PacketClock is a trademark of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

#### Document #: 38-07536 Rev. \*B

#### Page 4 of 5

© Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges. Cypress products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress.



# **Document History Page**

	Document Title: CY26580 PacketClock™ Network Applications Clock Document #: 38-07536 Rev. *B					
REV.	ECN NO.	lssue Date	Orig. of Change	Description of Change		
**	127357	06/17/03	RGL	New Data Sheet		
*A	128564	09/12/03	IJA	Change pin 1 to NC and pin 3 to CLK		
*В	216828	See ECN	RGL	Removed Preliminary		