

# **MOSFET** - Power, Single **N-Channel** 60 V, 21 mΩ, 25 A

# **NVLJWS022N06CL**

#### **Features**

- Small Footprint for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	60	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	25	Α
Current R <sub>θJC</sub> (Notes 1, 3)		T <sub>C</sub> = 100°C		18	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	28	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		14	
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	7.2	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)		T <sub>A</sub> = 100°C		5.1	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	2.4	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C		1.2	
Pulsed Drain Current	$T_A = 25^\circ$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	90	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			IS	24	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 1.1 A)			E <sub>AS</sub>	42	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	5.3	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	63	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
60 V	21 mΩ @ 10 V	25 A	
	29 mΩ @ 4.5 V	237	

#### **ELECTRICAL CONNECTION**



**N-CHANNEL MOSFET** 



#### WDFNW6 (2.05x2.05) CASE 515AD

#### **MARKING DIAGRAM**



XXXX = Specific Device Code

= Assembly Location = Wafer Lot 1

= Year = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	lition	Min	Тур	Max	Unit	
OFF CHARACTERISTICS				•	•	•	•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				25		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25 °C			10	_	
		V <sub>DS</sub> = 60 V	T <sub>J</sub> = 125°C			100	μΑ	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>G</sub>	<sub>S</sub> = 20 V			100	nA	
ON CHARACTERISTICS (Note 4)				•				
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D} = 16 \mu A$		1.2		2.0	V	
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.2		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8 A		17	21		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 8 A		23	29	mΩ	
Forward Transconductance	9FS	V <sub>DS</sub> =6 V, I <sub>E</sub>	<sub>)</sub> = 8 A		22		S	
CHARGES AND CAPACITANCES				1				
Input Capacitance	C <sub>ISS</sub>				440			
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MH	Iz, V <sub>DS</sub> = 25 V		240		pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>				7		1	
Total Gate Charge	$Q_{G(TOT)}$	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 8 A			3.6		nC	
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 8 A			7.6		nC	
Threshold Gate Charge	$Q_{G(TH)}$	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 8 A			0.8			
Gate-to-Source Charge	$Q_GS$				1.6		nC	
Gate-to-Drain Charge	$Q_GD$				0.9			
Plateau Voltage	$V_{GP}$				2.9		٧	
SWITCHING CHARACTERISTICS (Note	÷ 5)			•	•	•	•	
Turn-On Delay Time	t <sub>d(ON)</sub>				6.0			
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V. V <sub>F</sub>	ne = 48 V.		1.9		1 !	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 48 V, $I_{D}$ = 8 A, $R_{G}$ = 6 $\Omega$			15		ns	
Fall Time	t <sub>f</sub>				2.1			
DRAIN-SOURCE DIODE CHARACTER	ISTICS				•		•	
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V},$ $I_{S} = 8 \text{ A}$	T <sub>J</sub> = 25°C		0.85	1.2		
			T <sub>J</sub> = 125°C		0.73		V	
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 8 \text{ A}$			23			
Charge Time	t <sub>a</sub>				12		ns	
Discharge Time	t <sub>b</sub>				11		1	
Reverse Recovery Charge	Q <sub>RR</sub>				12		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 5. On–Resistance Variation with Temperature

T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

50

75

100

125

150

175

25

0.5

-50

-25

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 6. Drain-to-Source Leakage Current
vs. Voltage

40

50 55

45

0.0001

15

20

10

25

30 35

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

### **TYPICAL CHARACTERISTICS**




Figure 13. Transient Thermal Impedance

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVLJWS022N06CLTAG	022N	WDFNW6 (Pb-Free, Wettable Flanks)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **MECHANICAL CASE OUTLINE**

PIN ONE

REFERENCE


# WDFNW6 2.05x2.05, 0.65P

CASE 515AD **ISSUE 0** 

**DATE 25 JUN 2021** 





- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
  DIMENSION & APPLIES TO PLATED TERMINALS AND IS
  MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- POSITIONAL TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.




TOP VIEW

В











BOTTOM VIEW (SUPPLEMENTAL)


	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00		0.05	
A3	0.20 REF			
Α4	0.10			
b	0.25	0.30	0.35	
D	1.95	2.05	2.15	
D2	0.84	0.89	0.94	
E	1.95	2.05	2.15	
E2	1.35	1.40	1.45	
E3	0.55	0.60 0.65		
е	0.65 BSC			
К	0.40 REF			
К2	0.35 REF			
L	0,275	0.325	0.375	
L3			0.09	











RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the IN Seniconductor Soldering and Mounting Techniques Reference Manual, SILIDERRHYD.

### **GENERIC MARKING DIAGRAM\***

XXXX **ALYW** 

XXXX = Specific Device Code

= Assembly Location Α

= Wafer Lot L ٧ = Year

= Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

**DOCUMENT NUMBER:** 98AON35301H

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

**DESCRIPTION:** WDFNW6 2.05x2.05, 0.65P **PAGE 1 OF 1** 

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales