

General Description

The AOZ13929DI-01 is a protection switch intended for applications that require reverse current protection. The input operating voltage range is between 3.4V and 23V, and both VIN and VOUT terminals are rated at 28V Absolute Maximum. The power switch is capable for 20A surge current for 10ms. AOZ13929DI-01 provides under-voltage lockout, startup short circuit protection, over-voltage and over-temperature protection. AOZ13929DI-01 also has integrated TVS diode for surge protection.

AOZ13929DI-01 is the ideal solution for multi-port Type-C PD current sinking application. The Ideal Diode True Reverse Current Blocking (IDTRCB) feature prevents VIN to rise due to reverse current flow from VOUT under all conditions.

An internal soft-start circuit controls inrush current due to highly capacitive loads and the slew rate can be adjusted using an external capacitor. The integrated back-to-back MOSFET offer industry's lowest ON resistance and highest SOA to safely handle high current and a wide range of output capacitances on VOUT.

The AOZ13929DI-01 is available in a thermally enhanced 3.2mm x 5.5mm DFN-17L package which can operate over -40°C to +125°C junction temperature range.

Features


- 10A continuous sink current
- 20A peak current for 10 ms @ 2% duty cycle
- 13.5mΩ typical ON resistance
- 3.4V to 23V operating input voltage
- VIN and VOUT are rated 28V Abs max
- Integrated TVS diode for surge protection
- Ideal Diode True Reverse Current Blocking (IDTRCB)
- Programmable Soft-Start
- VIN Under-Voltage Lockout (UVLO)
- VIN Over-Voltage Lockout (OVLO)
- Thermal Shutdown Protection
- Startup Short Circuit Protection
- IEC61000-4-2: ±30 kV (Air and Contact)
- IEC61000-4-5: 30A (8/20µs)
- Thermally Enhanced DFN3.2x5.5-17L package

Applications


- Thunderbolt/USB Type-C PD power switch
- Notebooks computer barrel jack
- Docking Stations / Dongles
- Power ORing applications



Typical Applications



Dual Port Typical Application




Ordering Information

Part Number	Startup SCP Recovery	Junction Temperature Range	Package	Environmental
AOZ13929DI-01	Auto-Restart	-40°C to +125°C	DFN3.2x5.5-17L	RoHS



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



DFN3.2x5.5-17L
(Top Transparent View)

Pin Description

Pin Number	Pin Name	Pin Function
1	SS	Soft-start pin. Connect a capacitor C_{SS} from SS to GND to set the soft-start time.
2	FLT B	Fault Indicator, Open-drain output. Pulls Low after a fault condition is detected.
3	NC	No Connect.
4, 5, 6, 7, 8	VIN	Connect to adapter or power input. Place a 10 μ F capacitor from VIN to GND.
9, 17	GND	Ground.
10, 11, 12, 13	VOUT	Output pins. Connect to internal load.
14	DNC	Do Not Connect. Internally connected to Exposed Pad (EXP).
15	CAP	Connect a 1 nF Capacitor to GND.
16	EN	Enable Active High.
EXP	EXP	Common drain exposed thermal pad. For best thermal performance solder to a metal surface directly underneath the EXP and connect to other PCB layers through multiple VIAs. Exposed pad shall not be connected to any other signals, power nor ground.

Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VIN, VOUT to GND	-0.3V to +28V
EN, SS, FLTB to GND	-0.3V to +6V
CAP to VIN	-0.3V to +6V
Junction Temperature (T _J)	+150°C
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating HBM All Pins	±4 kV
IEC 61000-4-2 (Air and Contact)	±30 kV
IEC 61000-4-5 (tP = 8/20 μs)	30A

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage VIN	3.4V to 23V
EN, FLTB	0V to 5.5V
CAP to VIN	0V to 5.5V
SS	0V to 3V
DC Fully On Switch Current (ISW)	10A
Peak Switch Current (ISW) for 10 ms @ 2% Duty Cycle	20A
Junction Temperature (T _J)	-40°C to +125°C
Package Thermal Resistance DFN3.2x5.5-17L (ΘJC) DFN3.2x5.5-17L (ΘJA)	1.4°C/W 36°C/W

Electrical Characteristics

T_A = 25°C, VIN = 20V, EN = 5V, C_{IN} = 10 μF, C_{OUT} = 10 μF, C_{SS} = 5.6 nF, C_{CAP} = 1 nF, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
General						
V _{VIN}	Input Supply Voltage		3.4		23	V
V _{UVLO}	Under-voltage Lockout Threshold	VIN rising	3.0		3.35	V
V _{UVLO_HYS}	Under-voltage Lockout Hysteresis			250		mV
I _{VIN_ON}	Input Quiescent Current	I _{VOUT} = 0A		500	750	μA
I _{VIN_OFF}	Input Shutdown Current	EN = 0V		32	48	μA
I _{VOUT_OFF}	Output Leakage Current	VOUT = 20V, VIN = 0V, EN = 0V		32	48	μA
R _{ON_20V}	Switch ON-Resistance ⁽¹⁾	I _{VOUT} > 3.5A		13.5		mΩ
R _{ON_5V}		VIN = 5V, I _{VOUT} > 3.5A		14		mΩ
V _{EN_H}	EN Input High Threshold	EN rising			1.4	V
V _{EN_L}	EN Input Low Threshold	EN falling	0.6			V
R _{EN_LO}	EN Input Pull-down Resistance		475	730	985	kΩ
V _{FLTB_LO}	FLTB Pin Pull-down Voltage	FLTB sinking 3mA		0.3		V
Input Over-Voltage Protection						
V _{OV_P}	Over-Voltage Protection Threshold	VIN rising	23.1	24	25	V
t _{OV_P_DEB}	Over-Voltage Protection Debounce Time	Latch off. No restart.		512		μs
True Reverse Current Blocking (TRCB)						
V _{IDRCB}	Ideal Diode TRCB Regulation Voltage	VIN – VOUT		35		mV
V _{FRCB}	Fast TRCB Threshold	VOUT - VIN		50		mV
t _{TRCB_DEL}	TRCB Delay Time			0.5		μs

Note:


1. RON is tested at 1A in test mode to bypass ideal diode regulation

Electrical Characteristics

$T_A = 25^\circ\text{C}$, $V_{IN} = 20\text{V}$, $V_{EN} = 5\text{V}$, $C_{IN} = 10\ \mu\text{F}$, $C_{OUT} = 10\ \mu\text{F}$, $C_{SS} = 5.6\ \text{nF}$, $C_{CAP} = 1\ \text{nF}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Dynamic Timing Characteristics						
t_{D_ON}	Turn-On Delay Time	From EN rising edge to VOUT reaching 10% of VIN		8		ms
t_{ON}	Turn-On Rise Time	VOUT from 10% to 90%		1.9		ms
t_{SCP_RST}	SCP Restart Time			64		ms
Thermal Shutdown Protection						
T_{SD}	Thermal Shutdown Threshold	Temperature rising. Latch off. No restart.		140		$^\circ\text{C}$
Startup Short Circuit Protection						
I_{SCP}	Current Limit Threshold for Short Circuit Protection	During Startup	13			A

Functional Block Diagram



Timing Diagrams




Figure 1. Turn-on Delay and Turn-on Time





Figure 2. Over-Voltage Protection


Typical Characteristics

$T_A = 25^\circ\text{C}$, $V_{IN} = 20\text{V}$, $V_{EN} = 5\text{V}$, $C_{IN} = 10\mu\text{F}$, $C_{OUT} = 10\mu\text{F}$, $C_{SS} = 5.6\text{nF}$, $C_{CAP} = 1\text{nF}$, unless otherwise specified.


Soft Start Delay Time
($V_{IN} = 5\text{V}$, $R_{OUT} = 0.6\Omega$)




Soft Start Delay Time
($V_{IN} = 20\text{V}$, $R_{OUT} = 2.8\Omega$)




Soft Start Ramp
($V_{IN} = 5\text{V}$, $R_{OUT} = 0.6\Omega$)




Soft Start Ramp
($V_{IN} = 20\text{V}$, $R_{OUT} = 2.8\Omega$)



Shut Down
($V_{IN} = 5\text{V}$, $R_{OUT} = 0.6\Omega$)




Shut Down
($V_{IN} = 20\text{V}$, $R_{OUT} = 2.8\Omega$)




Typical Characteristics

$T_A = 25^\circ\text{C}$, $V_{IN} = 20\text{V}$, $E_N = 5\text{V}$, $C_{IN} = 10\ \mu\text{F}$, $C_{OUT} = 10\ \mu\text{F}$, $C_{SS} = 5.6\ \text{nF}$, $C_{CAP} = 1\ \text{nF}$, unless otherwise specified.


Fast True Reverse Current Blocking ($V_{IN} = 20\text{V}$, $R_{OUT} = 20\ \Omega$)



Ideal Diode True Reverse Current Blocking ($V_{IN} = 20\text{V}$, $R_{OUT} = 4\ \Omega$)



Over Voltage Protection (No Load)



Typical Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.




Figure 3. Quiescent Current vs. VIN




Figure 4. Shutdown Current vs. VIN




Figure 5. On Resistance vs. VIN




Figure 6. On Resistance vs. Temperature (VIN=20V)




Figure 7. V_{OUT} Reverse Current Leakage vs. Temperature




Figure 8. Ideal Diode Regulation Voltage vs. I_{OUT}

Detailed Description

The AOZ13929DI-01 is a high-side protection switch with programmable soft-start, over-voltage, and over-temperature protections. It is capable of operating from 3.4V to 23V. A TVS diode is integrated into the package for surge protection.

The internal power switch consists of back-to-back connected MOSFET. When the switch is enabled, the overall resistance between VIN and VOUT is only 13.5mΩ, minimizing power loss and heat generation. The back-to-back configuration of MOSFET completely isolates VIN and VOUT when the switch is turned off, preventing leakage between the two pins.

Power Delivery Capability

During start-up, the voltage at VOUT linearly ramps up to the VIN voltage over a period of time set by the soft-start time. This ramp time is referred to as the soft-start time and is typically in milliseconds. Figure 9 illustrates the soft-start condition and power dissipation.




Figure 9. Soft-Start Power Dissipation

During this soft-start time, there will be a large voltage across the power switch. Also, there will be current I_SW through the switch to charge the output capacitance. In addition, there may be load current to the downstream system as well. This total current is calculated as:

$$I_{SW} = C_{OUT} \left(\frac{dV_{OUT}}{dt} \right) + I_{SYS}$$

In the soft-start condition, the switch is operating in the linear mode, and power dissipation is high. The ability to handle this power is largely a function of the power MOSFET linear mode SOA and good package thermal performance $R\theta_{JC}$ (Junction-to-Case) as the soft-start ramp time is in milliseconds. $R\theta_{JA}$ (Junction-to-Ambient), which is more a function of PCB thermal performance, doesn't play a role.

With a high-reliability MOSFET as the power switch and superior packaging technology, the AOZ13929DI-01 is capable of dissipating this power. The power dissipated is:

$$Power\ Dissipation = I_{SW} \times (VIN - VOUT)$$

To calculate the average power dissipation during the soft-start period: $\frac{1}{2}$ of the input voltage should be used as the output voltage will ramp towards the input voltage, as shown in Figure 9.

For example, if the output capacitance C_{OUT} is 10μF, the input voltage VIN is 20V, the soft-start time is 2 ms, and there is an additional 1A of system current (I_{SYS}), then the average power being dissipated by the part is:

$$I_{SW} = 10\ \mu F \left(\frac{20\ V}{2\ ms} \right) + 1\ A = 1.1\ A$$

$$Average\ Power\ Dissipation = 1.1\ A \times \frac{20\ V}{2} = 11\ W$$

Referring to the SOA curve in Figure 10, the maximum power allowed for 2 ms is 120W (6A x 20V or 12A x 10V). The AOZ13929DI-01 power switch is robust enough to drive a large output capacitance with load in reasonable soft-start time.




Figure 10. Safe Operating Area (SOA) Curves for Power Switch

After soft-start is completed, the power switch is fully on, and it is at its lowest resistance under heavy load condition. The power switch acts as a resistor. Under this condition, the power dissipation is much lower than the soft-start period. However, as this is a continuous current, a low on-resistance is required to minimize power dissipation. Attention must be paid to board layout so that losses dissipated in the sinking switch are dissipated to the PCB and hence the ambient.

With a low on-resistance of 13.5mΩ, the AOZ13929DI-01 provides the most efficient power delivery without much resistive power dissipation.

While Type C power delivery is limited to 20V @ 5A or 100W, many high-end laptops require peak currents far in excess of the 5A. While the thermal design current (TDC) for a CPU may be low, peak current (IC_{Cmax} in the case of Intel and EDP in the case of AMD) of many systems is often 2 x thermal design current. These events are typical of short duration (<2ms) and low duty cycle, but they are important for system performance as a CPU/GPU capable of operating at several GHz can boost its compute power in those 2ms peak current events. The AOZ13929DI-01 can handle such short, high current, transient pulses without any reliability degradation, thus enhancing the performance of high-end systems when plugged into the Type C adaptor. The shorter the pulse and the lower the duty cycle, the higher the pulse current that the part can sustain. The part has enough time to dissipate the heat generated from the pulse current with longer off-time, as shown in Figure 11. For example, AOZ13929DI-01 can maintain 20A for 10ms with a duty cycle of 2%.




Figure 11. AOZ13929DI-01 Sinking Switch Pulsed Current vs. Duration for a Given Duty Cycle

Enable

The active high EN pin is the ON/OFF control for the power switch. The device is enabled when the EN pin is high and not in UVLO state. The EN pin must be driven to a logic high ($V_{EN,H}$) or logic low ($V_{EN,L}$) state to guarantee operation. AOZ13929DI-01 draws about 32μA supply current when it is disabled.

Input Under-Voltage Lockout (UVLO)

The internal control circuit is powered from VIN. The under-voltage lockout (UVLO) circuit monitors the voltage at the input pin (VIN) and only allows the power switches to turn on when it is higher than 3.35V (V_{UVLO}). If VIN is below 3V, the device is in under-voltage lockout state.

Over-Voltage Protection (OVP)

The voltages at VIN pin are constantly monitored once the device is enabled. In case the voltage exceeds the OVP threshold, over-voltage protection is activated:

1. If the power switch is on, it will be turned off after OVP debounce time (t_{OVP_DEB}) to isolate VOUT from VIN;
2. OVP will prevent power switch to be turned on if it is in off state;

In either case FLTB pin is pulled low to report the fault condition. The device can only be re-enabled by either toggling EN pin or cycling the input power supply.

True Reverse Current Blocking

When the device is ON with no load or under light load conditions, it regulates VOUT to be 35mV below VIN. As the load current is increasing or decreasing, the device adjusts the gate drive to maintain the 35mV drop from VIN to VOUT. As the load current continues to increase the device increases the gate drive until the gate is fully turned on and VIN to VOUT drop is determined by IR drop through the MOSFET. If for any reason VOUT increases such that VIN to VOUT drop to less than 35mV, the gate driver forces the switch to turn off.

The AOZ13929DI-01 also features a fast comparator that turns off the power switch upon detection of $V_{OUT} - V_{IN}$ is higher than 50mV (V_{TRCB}) after TRCB delay time (t_{TRCB_DEL}). When the AOZ13929DI-01 is first enabled or during each auto-restart, power switch will be kept off if VOUT is 50mV higher than VIN.

Thermal Shutdown Protection

When the die temperature reaches 140°C, the power switch is turned off. The device can only be re-enabled by either toggling EN pin or cycling the input power supply.

Soft-Start Slew-Rate Control

When EN pin is asserted high, the slew rate control applies voltage on the gate of the power switch in a manner such that the output voltage is ramped up linearly until VOUT reaches VIN voltage level. The output ramps up time (t_{ON}) is programmable by an external soft-start capacitor (C_{SS}). The following formula provides the estimated 10% to 90% ramp up time.

$$t_{ON} = \left(\frac{VIN}{24}\right) * \left\{\left(\frac{C_{SS}}{0.0023}\right) - 100\right\}$$

where C_{SS} is in nF and t_{ON} is in μs.

System Startup

The device is enabled when $EN \geq 1.4V$ and V_{IN} is higher than UVLO threshold (V_{UVLO}). The device will check if any fault condition exists. If no fault exists, the power switch is turned on and V_{OUT} is then ramped up after enable delay (t_{D_ON}), controlled by the soft-start time (t_{ON}) until V_{OUT} reaches V_{IN} voltage level. Soft start time can be programmed externally through SS input with a capacitor C_{SS} to control in-rush current.

In-rush Current Limit and SCP at Start Up

AOZ13929DI-01 has the current limit and short circuit protection functions at start up. The current limit ramp increases linearly and reaches to a fixed current within 1.25 ms. With this fixed current limit ramp, the inrush current can be effectively clamped to reduce the initial current spikes. At initial startup, the internal power switch carries large voltage close to V_{in} and has large power loss. To ensure the internal FET working in Safe Operation Area (SOA), a fixed timer is set to shut down the power switch if the inrush current is clamped by current limit ramp for about $380\mu s$ continuously. This timer will be reset once the inrush current drops below the current limit ramp. For short circuit event, the part will shut down after this $380\mu s$ timer is finished. In case of large output capacitors, the soft start time needs to increase to avoid the large inrush current hit the current limit ramp for $380\mu s$. The system will restart after 64 ms (t_{SCP_RST}) blanking time. Both current limit and SCP shutdown are disabled after soft start time is finished.

Fault Protection

The AOZ13929DI-01 offers multiple protection against the following fault conditions: V_{IN} Over Voltage Protection (OVP), True Reverse Current Blocking when $V_{OUT} > V_{IN}$, and over temperature.

When the device is first enabled, the power switch is off and fault conditions are checked. If any of these conditions exist:

1. V_{IN} is higher than the OVP threshold (V_{OVLO});
2. Die temperature is higher than thermal shutdown threshold (T_{SD});
3. V_{OUT} is 50mV (V_{FRCB}) higher than V_{IN} ;

The power switch will not be turned on and FLTB pin will be pulled low for OVP and TSD conditions but not TRCB condition to indicate fault status of the device.

The power switch will be turned on once TRCB condition no longer exists. The device will continuously monitor these fault conditions. In addition, the short circuit condition is being monitored during the soft start.

Table 1. Fault flag response to all protection functions

Protection	Fault Response	FLTB Status
TRCB	Auto-restart with no soft start	High Impedance
Startup SCP	Auto-restart after 64ms	Low
TSD	Latch-off	Low
OVP	Latch-off	Low

Input Capacitor Selection

The input capacitor prevents large voltage transient from appearing at the input. It also provides the instantaneous current needed when the power switch turns on to charge output capacitors while limiting the input voltage drop. It is also to prevent high-frequency noise on the power line from passing through to the output. The input capacitor should be located as close to the V_{IN} pin as possible. A $10\mu F$ ceramic capacitor is recommended.

Output Capacitor Selection

The output capacitor has to supply enough current for a large peak current load that it may encounter during system transient. This bulk capacitance must be large enough to supply fast transient load in order to prevent the output from dropping.

Power Dissipation Calculation

The following equation can be used to estimate the power dissipation for normal load condition:

$$\text{Power Dissipated} = R_{ON} \times (I_{OUT})^2$$

Layout Guidelines

AOZ13929DI-01 is a protection switch designed deliver high current. Layout is critical to remove the heat generated by this current. For the most efficient heat sinking, connect as much copper as possible to the exposed pad. The exposed pad is the common drain of the power switch which must be electrically isolated.

On the top layer expand the exposed pad island as much as possible for optimal thermal performance. The exposed pad copper plane must be electrically isolated. See example in Figure 12.




Figure 12. Top Layer Layout. Maximum Number Of Vias From Top Layer Exposed Pad To Inner Layer

There are two ways to create thermal islands on the inner layers as showed in Figure 13. The more layers that have these electrically isolated thermal heat sink islands the better the thermal performance will be. Connect all isolated thermal island (top, inner layers and bottom) together with as many VIAs as possible.




Figure 13. Inner Layer Layout. Create Electrically Isolated Thermal Island With Flooded Plane.

On the bottom layer, similar to the inner layers, create an isolated thermal island. Typically, there is more area available on the bottom area for a larger thermal pad. The top and bottom layers have better thermal performance than the inner layers because they are exposed to the atmosphere. See example in Figure 14.






Figure 14. Bottom Layer Layout. Create A Large Electrically Isolated Thermal Pad


Package Dimensions, DFN3.2x5.5-17L




TOP VIEW



SIDE VIEW




BOTTOM VIEW



SIDE VIEW

RECOMMENDED LAND PATTERN




SYMBOLS	DIMENSION IN MM			DIMENSION IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.650	0.750	0.850	0.026	0.030	0.033
A1	0.000	-	0.050	0.000	-	0.002
A2	0.2REF			0.008REF		
D	3.100	3.200	3.300	0.122	0.126	0.130
E	5.400	5.500	5.600	0.213	0.217	0.220
D1	1.650	1.700	1.750	0.065	0.067	0.069
D2	0.700	0.750	0.800	0.028	0.030	0.031
E1	3.875	3.925	3.975	0.153	0.155	0.156
E2	0.650	0.700	0.750	0.026	0.028	0.030
E3	1.950	2.000	2.050	0.077	0.079	0.081
L	0.350	0.400	0.450	0.014	0.016	0.018
L1	0.350	0.400	0.450	0.014	0.016	0.018
L2	0.325	0.375	0.425	0.013	0.015	0.017
L3	0.200	0.250	0.300	0.008	0.010	0.012
L4	0.300	0.350	0.400	0.012	0.014	0.016
K1	0.125	0.175	0.225	0.005	0.007	0.009
K2	0.275	0.325	0.375	0.011	0.013	0.015
b	0.200	0.250	0.300	0.008	0.010	0.012
b1	0.140	0.190	0.240	0.006	0.007	0.009
c	0.450	0.500	0.550	0.018	0.020	0.022
c1	0.390	0.440	0.490	0.015	0.017	0.019
e	0.50BSC			0.02BSC		

NOTE:

1. CONTROLLING DIMENSION IS MILLIMETER.
2. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

Tape and Reel Dimensions, DFN3.2x5.5-17L


Carrier Tape



UNIT: MM

PACKAGE	A0	B0	K0	D0	D1	W	E	F	P0	P1	P2	T
DFN3.2x5.5 (12 mm)	3.50 ±0.10	5.80 ±0.10	1.10 ±0.10	1.50 +0.10 -0.00	1.50 +0.20 -0.00	12.00 ±0.30	1.75 ±0.10	5.50 ±0.05	4.00 ±0.10	8.00 ±0.10	2.00 ±0.05	0.30 ±0.03

Reel




UNIT: MM

TAPE SIZE	REEL SIZE	M	N	W	W1	H	K	S	G	R	V
12 mm	ø330	ø330.00 ±0.50	ø97.00 ±0.10	13.00 ±0.30	17.40 ±1.00	ø13.00 +0.50 -0.20	10.60	2.00 ±0.50	---	---	---


Tape

Leader / Trailer
& Orientation

Unit Per Reel:
5000pcs



Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.