onsemi

MOSFET – N-Channel, Shielded Gate, POWERTRENCH[®]

80 V, 6.5 m Ω , 48 A

FDMC86340

Description

This N–Channel MOSFET is produced using **onsemi**'s advanced POWETRENCH process that incorporates Shielded Gate technology. This process has been optimized for the on–state resistance and yet maintain superior switching performance.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 6.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 14 \text{ A}$
- Max $R_{DS(on)} = 8.5 \text{ m}\Omega$ at $V_{GS} = 8 \text{ V}$, $I_D = 12 \text{ A}$
- High Performance Technology for Extremely Low R_{DS(on)}
- Termination is Lead–Free
- RoHS Compliant


Applications

• DC-DC Conversion


MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Ratings	Unit
V _{DS}	Drain-to-Source Voltage	80	V
V _{GS}	Gate-to-Source Voltage	±20	V
Ι _D	Drain Current – Continuous T _C = 25°C T _A = 25°C (Note 1a)	48 14	A
	– Pulsed (Note 4)	200	
E _{AS}	Single Pulse Avalanche Energy (Note 3)	216	mJ
P _D	Power Dissipation $T_{C}=25^{\circ}C$ $T_{A}=25^{\circ}C \text{ (Note 1a)}$	54 2.3	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



WDFN8 CASE 483AW



MARKING DIAGRAM

	\$YZXYYKK FDMC 86340
\$Y Z XYY KK FDMC86340	 = onsemi Logo = Assembly Plant Code = Date Code (Year &Week) = Lot Traceability Code = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMC86340	WDFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, <u>BRD8011/D</u>.

THERMAL CHARACTERISTICS

Turn-Off Delay Time

Total Gate Charge

Total Gate Charge

Output Charge

Gate-to-Source Charge

Gate-to-Drain "Miller" Charge

Fall Time

t_{d(off)}

t_f

Qg(tot)

Q_{g(tot)}

 Q_{gs}

 Q_{gd}

Q_{oss}

Symbol	Parameter	Ratings	Unit	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	2.3	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a) 53			

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS		•			
BV _{DSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	80	-	-	V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 µA, referenced to 25°C	-	46	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μA
I _{GSS}	Gate-to-Source Leakage Current	$V_{GS}=\pm 20~V,~V_{DS}=0~V$	-	-	±100	nA
ON CHARA	CTERISTICS				-	-
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{GS}=V_{DS},\ I_{D}=250\ \mu A$	2.0	3.4	4.0	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta \text{T}_{\text{J}}}$	Gate-to-Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25° C	-	-10	_	mV/°C
R _{DS(on)}	R _{DS(on)} Static Drain-to-Source On Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 14 \text{ A}$	-	5.0	6.5	mΩ
		$V_{GS} = 8 \text{ V}, \text{ I}_{D} = 12 \text{ A}$	-	6.0	8.5	
		V_{GS} = 10 V, I _D = 14 A, T _J = 125°C	-	8.5	11	
9 _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 14 A	-	36	-	S
DYNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V_{DS} = 40 V, V_{GS} = 0 V, f = 1 MHz	-	2775	3885	pF
C _{oss}	Output Capacitance		-	468	655	pF
C _{rss}	Reverse Transfer Capacitance		-	15	25	pF
Rg	Gate Resistance		0.1	0.7	2.1	Ω
SWITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, \text{ I}_{D} = 14 \text{ A}, \text{ V}_{GS} = 10 \text{ V},$	-	20	32	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	7.9	16	

 V_{GS} = 0 V to 10 V, V_{DD} = 40 V, I_{D} = 14 A

 V_{GS} = 0 V to 8 V, V_{DD} = 40 V, I_{D} = 14 A

V_{DD} = 40 V, I_D = 14 A

 $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 14 \text{ A}$

 $V_{DD} = 40 \text{ V}, \text{ I}_{D} = 0 \text{ V}$

37

10

53

44

_

-

_

nC

23

5.1

38

31

14

8.0

42

-

_

_

_

_

_

_


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-SOU	DRAIN-SOURCE DIODE CHARACTERISTICS					
V _{SD}	Source-to-Drain Diode Forward	V _{GS} = 0 V, I _S = 14 A (Note 2)	-	0.80	1.3	V
Voltage		$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.9 \text{ A} \text{ (Note 2)}$	_	0.7	1.2	V
t _{rr}	Reverse Recovery Time	I _F = 14 A, di/dt = 100 A/μs	-	41	66	ns
Q _{rr}	Reverse Recovery Charge		-	25	40	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 53°C/W when mounted on a 1 in² pad of 2 oz copper




b) 125°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3. E_{AS} of 216 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 12 A, V_{DD} = 80 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 37 A. 4. Pulsed Id limited by junction temperature, td ≤ 100 μ S, please refer to SOA curve for more details.


TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)



TYPICAL CHARACTERISTICS (continued)

(T_J = 25°C unless otherwise noted)



TYPICAL CHARACTERISTICS (continued)

(T_J = 25° C unless otherwise noted)






Figure 13. Junction-to-Ambient Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

DATE 10 SEP 2019











в


FRONT VIEW



BOTTOM VIEW



WDFN8 3.3X3.3, 0.65P CASE 483AW ISSUE A



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code A = Assembly Location

WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	AON13672G Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	N: WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1		
ON Semiconductor and 🕕 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS.
- 2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS			
	MIN	NOM	MAX	
A	0.70	0.75	0.80	
A1	I	I	0.05	
b	0.27	0.32	0.37	
С	0.15	0.20	0.25	
D	3.20	3.30	3.40	
D1		2.27 REF	-	
D2	(0.52 REF	-	
E	3.20	3.30	3.40	
E1	1.85	1.95	2.05	
е	().65 BSC	;	
e1		1.95 BSC	;	
k	(0.33 REF	-	
L	0.30	0.40	0.50	
L1	0.34 REF			
aaa	0.10			
bbb	0.10			
ccc	0.10			
ddd	0.05			
eee	0.05			

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales